Strained and unstrained silicon nanowire array MOSFETs : fabrication and physical analysis by Habicht, Stefan
Strained and Unstrained Silicon
Nanowire-Array MOSFETs:
Fabrication and Physical Analysis
Von der Fakulta¨t fu¨r Mathematik, Informatik und Naturwissenschaften
der RWTH Aachen University zur Erlangung des akademischen Grades
eines Doktors der Naturwissenschaften genehmigte Dissertation
vorgelegt von
Diplom-Ingenieur Stefan Habicht
aus Friedrichroda
Berichter: Universita¨tsprofessor Dr. S. Mantl
Universita¨tsprofessor Dr. D. Gru¨tzmacher
Tag der mu¨ndlichen Pru¨fung: 21. Juli 2011
Diese Dissertation ist auf den Internetseiten der Hochschulbibliothek online verfu¨gbar.
Abstract
Over the past five decades geometric scaling of transistor dimensions has been
the driving element to improve device performance and simultaneously decrease
the cost per function. Today, state of the art MOSFETs feature effective gate
lengths of only a few tens of nanometers pushing the conventional MOSFET
electronics towards nanoelectronics. The International Technology Roadmap for
Semiconductors (ITRS) predicts the 18 nm node for the year 2018, that requires
a physical gate length of 7 nm or less. It has been widely accepted that the path
for the next decades is going to be far more demanding. This includes the intro-
duction of new device concepts (e.g. nanowire or FinFETs), complex material
engineering (e.g. III-V, strain engineering) and handling the variability of de-
vices (e.g. random dopant fluctuation, line-edge roughness) as channels approach
atomic scales.
This thesis investigates the application of NWs as an alternative to conven-
tional planar MOSFETs. For this the following imminent physical and material
challenges are examined: i) the fabrication and characterization of multi-gate
MOSFETs employing top-down fabricated Si nanowire arrays, ii) the adaption
of strained Si as a high mobility channel material for these nanowire-array MOS-
FETs, iii) the implementation of Ni silicide source/drain contacts for reduced
contact resistance and improved carrier injection and iv) Transport of charges in
single Si nanowires during Kelvin Probe Force Microscopy.
The multi-gate device architecture is an innovative transistor concept which in-
cludes double-gate MOSFETs, Fin-field effect transistors (FinFETs), Ω-gated
MOSFETs and gate-all-around MOSFETs. They represent a potential solution
to the ongoing reduction of gate length and lower power supply in today’s de-
vices. Most of these devices are adapted on silicon-on-insulator (SOI) substrates.
By taking a closer look it is shown that it is not only the intrinsic smallness what
makes a nanowire such an appealing and versatile structure, but also its very
good electrostatic control of the gate.
In order to further improve carrier mobility and by that the drive current, NW-
array n-MOSFETs were fabricated on biaxially tensile strained SOI substrates.
Lateral strain relaxation through patterning is employed to transform biaxial
tensile strain into uniaxial tensile strain along 〈110〉 and 〈100〉 NWs. Similarly
to the unstrained devices I-V characterization yields excellent electrostatic be-
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havior of the devices. It was found that off-currents of the NW array MOSFETs
were independent on the channel orientation and the strain within channel.
Low temperature I-V characterization of strained and unstrained NW array n-
MOSFETs, at temperatures ranging from 4 K to 280 K, were performed. The
inverse subthreshold swing, S(T), follows the theoretical predicted behavior per-
fectly. An increase of threshold voltage, Vth(T), with decreasing temperature
was observed for strained and unstrained devices, respectively.
Nickel-silicide contacts unite low extrinsic resistance and, in combination with
dopant segregation, low Schottky barrier heights. For NWs, the silicidation speed
decreases with increasing NW cross section, but no difference in silicidation speed
of strained and unstrained SOI NWs was found. The results indicate volume dif-
fusion of the silicide along the NWs during the silicidation process. Contact
resistivities and the resistivities of doped Si NWs are presented as a function of
As+ and BF2 ion implantation dose and cross sectional area of NWs. Strained
silicon NWs show lower resistivity for all doping concentrations due to their en-
hanced electron mobility compared to the unstrained case.
Furthermore, Nickel silicide contacts were successfully implemented in NW-array
p-MOSFETs. The silicidation of NWs suffered from a strong variation of the
silicide segments in length. The fabricated devices showed ambipolar transfer
characteristics, which is explained by a hybrid transistor type that includes con-
ventional and SB-MOSFETs within one NW array, due to the variability of the
silicided segment lengths. By introducing NiSi the S/D resistance was reduced
compared to conventional NW-array p-MOSFETs.
Kelvin probe force microscopy is successfully applied to investigate unimplanted
top-down fabricated Si NWs. The investigations focus on the question of how
transport of majority carriers to the measurement position determines the probed
KPFM bias. This knowledge is essential for the quantitative interpretation of
the measured KPFM bias. Measurements on implanted Si pads and unimplanted
NWs show a correlation of the probed KPFM bias with the transport of major-
ity carriers from the Al contact via the Si pad and into the Si NW. The built-in
potential is successfully verified via the probed KPFM bias for equal-type doped
junctions, and with the inversion-energy for different-type doping junctions. Ad-
ditionally, the structural influence on the probed KPFM bias due to expanded
vertical asymmetric electric dipoles is discussed.
Kurzfassung
In den vergangenen Jahrzenten war die geometrische Skalierung der Transis-
torstrukturen das wesentliche und treibende Element, um die Leistungscharakter-
istiken elektronischer Bauelemente zu verbessern und gleichzeitig das Verha¨ltnis
von Kosten zu Funktionen zu senken. Heute besitzen Transistoren Kanalla¨ngen
von wenigen zehn Nanometern und haben damit den U¨bergang von der Mikro-
zur Nanoelektronik eingeleitet. Fu¨r das Jahr 2018 erwartet die ITRS (Interna-
tional Technology Roadmap for Semiconductors) die Fertigung der 18 nm Tech-
nologie. Die maximale physikalische Kanalla¨nge von Transistoren dieser Tech-
nologie liegt bei 7 nm. Der Weg dahin und daru¨ber hinaus, da ist man sich
in Industrie und Forschung weitestgehend einig, wird wesentlich komplexere
Ansa¨tze und Technologien erfordern als bisher. Dazu geho¨rt die Einfu¨hrung
neuer Konzepte zur Bauelementarchitektur (z.B. Nanowire und FinFETs), kom-
plexe Materialsysteme (z.B. III-V Halbleiter und Materialien fu¨r mechanische
Verspannungen) und das Beherrschen der Variabilita¨t der Bauelemente (z.B.
Fluktuation von Dotierstoffen, Variationen der Transistorgeometrie).
Die vorliegende Dissertation untersucht den Einsatz von Nanodraht (NW) MOS-
FETs als Alternative zu konventionellen planaren MOSFET-Strukturen. Dabei
wurden folgende physikalische und materialwissenschaftliche Fragestellungen un-
tersucht: i) die Herstellung und Charakterisierung von Multi-Gate MOSFETs
basierend auf top-down hergestellten parallel angeordneten Nanodra¨hten, ii) die
Adaption von verspanntem Silizium als Kanalmaterial in NW-MOSFETs fu¨r eine
erho¨hte Ladungstra¨gerbeweglichkeit, iii) die Implementierung von Nickel-Silizid
fu¨r Source und Drain Kontakte zur Reduzierung des Kontaktwiderstandes und
verbesserten Injektion von Ladungstra¨gern und iv) die Untersuchung von Dotier-
profilen in Si Nanodra¨hten mittels Kelvin Probe Force Mikroskopie.
Die Multi-Gate-Architektur dient der besseren Kontrolle des elektrostatischen
Potentials im Kanal, sowie zur Beherrschung auftretender Kurzkanaleffekte in ul-
timativ skalierten MOSFETs. Neben den guten elektrostatischen Eigenschaften
ist es auch die reduzierte Strukturgro¨sse der NW, welche NW zur attraktiven Al-
ternative gegenu¨ber konventionellen planaren MOSFETs macht. Im Vergleich zu
planaren Bauelementen werden bei NW-MOSFETs Ladungen entlang mehrerer,
unter Umsta¨nden verschieden orientierter, Kristallfla¨chen transportiert. Auf-
grund der Anisotropie der Beweglichkeit von Ladungstra¨gern in Si fu¨hrt dies zu
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einer vera¨nderten Richtungsabha¨ngigkeit des Steuerstromes eines MOSFETs.
Zuna¨chst wurden bis zu 1500 parallele NW identischen Querschnitts auf Silicon-
On-Insulator (SOI)-Substraten mittels Top-Down-Verfahren hergestellt. Die par-
allele Anordnung der NW ermo¨glicht einerseits einen erho¨hten Strom, ander-
erseits vergro¨ßert sie die Gatekapazita¨t mit deren Hilfe die Beweglichkeit der
Ladungstra¨ger bestimmt werden kann. Die exzellenten Unterschwellensteigun-
gen der n- bzw. p-MOSFETs von ∼60 mV/dec, sowie Ion/Ioff-Verha¨ltnisse von
mehr als 1011 demonstrieren die hervorragende Elektrostatik der Bauelemente.
Elektronen- und Lo¨cherbeweglichkeiten werden systematisch fu¨r Kana¨le entlang
〈110〉 und 〈100〉 untersucht. Die experimentelle Bestimmung der Beweglichkeiten
erfolgt u¨ber die Messung Gatekapazita¨t mit der Split Capacitance-Voltage Meth-
ode. Infolge der Aufspaltung der Si-Bandstruktur verbessert sich die Elektronen-
und Lo¨cherbeweglichkeit von NW n- bzw. p-MOSFETs entlang 〈100〉 bzw.
〈110〉. Uniaxial zugverspannte NW n-MOSFETs entlang beider Orientierungen
zeigen stark verbesserte Beweglichkeiten gegenu¨ber unverspannten n-MOSFETs.
Der Einfluss der uniaxialen Zugverspannung auf die Schwellspannung wird auch
bezu¨glich der Temperaturabha¨ngigkeit diskutiert. Es zeigte sich ein Anstieg der
Schwellspannung mit sinkenden Temperaturen fu¨r verspannte bzw. unverspan-
nte Strukturen.
Die fu¨r ultimativ skalierte Bauelemente zunehmenden parasita¨ren Eigenschaften
der Source/Drain Kontakte limitieren die Wirksamkeit anderer leistungssteigern-
der Konzepte, wie die Einfu¨hrung von Multi-Gates oder mechanischen Verspan-
nungen. Die Bildung von Nickelsilizid wird systematisch fu¨r unverspannte und
uniaxial zugverspannte NW verschiedener Querschnitte untersucht. Dabei wird
eine Zunahme der Silizidierungsgeschwindigkeit fu¨r kleiner werdende Querschnitte
beobachtet. Die Kontaktwidersta¨nde zwischen Nickel-Monosilizid (NiSi) und
dotierten NW-Segmenten werden mit Hilfe von TLM-Strukturen untersucht. Der
Schwerpunkt der Untersuchungen liegt auf verschiedenen Implantationsdosen
von As und BF2. Dotierstoffsegregation wa¨hrend der Silizidierung bewirkt, ins-
besondere bei einer Implantationsdosis von 2×1015 cm−2, eine Verkleinerung des
Kontaktwiderstandes um zwei Gro¨ßenordnungen verglichen mit planaren Struk-
turen. Desweiteren werden Nickel-Silizide als Kontakte fu¨r NW p-MOSFETs
untersucht. Die Transistoren zeigen, ein fu¨r SB-MOSFETs typisches, ambipo-
lares Schaltverhalten. Im Vergleich zu NW p-MOSFETs mit konventionellen
Al-Kontakten konnte der Source/Drain Widerstand der p-MOSFETs mit NiSi
drastisch reduziert werden.
Mit Kelvin Probe Force Mikroskopie wurde der Dotieru¨bergang von Volumen-
strukturen zu NW untersucht. Anhand der Kelvin-Spannung wird das Dotier-
profil einer implantierten Volumenstruktur zu nicht implantierten NW unter-
sucht. Dabei konnte das eingebaute Potential eines pn-U¨bergangs experimentell
nachgewiesen werden.
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Chapter 1
Introduction
Since its first experimental demonstration in 1947 the MOSFET has been the
dominant electronic device to compute information and will without a doubt con-
tinue to play a key role. During the last 60 years the continuous scaling already
has passed the line between microelectronics and nanoelectronics and atomic di-
mensions will certainly be obtained in the near future. Smallest MOS devices
like the single electron transistor are by now sensitive to quantum fluctuations
(Coulomb oscillations).
The semiconductor industry has followed Moore’s law [1] for more than four
decades. Geometric scaling of transistor dimensions has been the main driver
to further improve device speed and simultaneously decrease the cost per func-
tion. Today, state of the art MOSFETs have effective gate lengths of only a
few tens of nanometers pushing the conventional MOSFET electronics towards
nanoelectronics. In 2007 Intel introduced its 45 nm technology node [2] with a
physical gate length of 35 nm [3] in production. The International Technology
Roadmap for Semiconductors (ITRS) predicts the 18 nm node for the year 2018,
that requires a physical gate length of 7 nm or less [4]. For length scales in the
range of a few tens of nanometers tunnelling currents will contribute significantly
to MOSFET leakage. This holds not only for thin gate dielectrics, where direct
tunnelling becomes considerably large for SiO2 thicknesses below 1 nm, but also
tunneling from the source to the drain side can occur for short channels below
10nm which will substantially increase the subthreshold leakage of the device [5].
This task requires the industry and its scientific partners to focus their atten-
tion on two very challenging fields of research: one is scaling the existing CMOS
down into the domain well below the 22nm node for high performance, low oper-
ating power and low standby power; and the other is the exciting opportunity to
introduce fundamentally new approaches to process information and electronic
signals, such as spintronics, exciton FETs or nano-crossbar arrays [6]. A group of
new device technologies, which are so called technology boosters, can be mainly
classified into three categories, i.e. gate stack engineering, source engineering and
channel engineering. Material enhancements, such as new gate stack materials
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(high-k/metal gate) for better control of leakage currents or strained materials
to improve carrier mobility and velocity for higher on-currents will be subject
during the course of the discussion. As we approach smaller technology nodes
the effect of random dopant fluctuation in the channel region will become more
important, as this can significantly alter the transistor’s properties, especially
threshold voltage.
Further on, the development of nanoscale MOSFETs has given rise to increased
attention being paid to alternative device concepts, like ultra-thin body MOS-
FETs, FinFETs, or nanowire (NW) MOSFETs in order to complement the on-
going scaling. In contrast to conventional planar devices, FinFETs and NW-
MOSFETs feature multiple gates surrounding the channel volume. Hence, mul-
tiple channels are available for current transport which consequently lead to a
higher current drive per unit gate area. The current drive is essentially propor-
tional to the total gate width [7], i.e. the current drive of a double-gate MOSFET
is twice that of a single gate MOSFET. It is therefore desired to have three or
even four sides of the channel region surrounded by the gate electrode. Multi-
gate device architectures enable improved electrostatic control of the channel
region which allows for less rigid scaling restrictions. This implies better control
of short-channel effects and a better scalability with less extreme channel and
gate oxide thicknesses. However, there are a number of demanding challenges
which need to be addressed. On the transistor level most critical challenges for
FinFET and NW-MOSFETs are:
• Low resistance of S/D regions: SOI film thicknesses below 20 nm pos-
sess several challenges, due to the silicon resistivity and metal contact
resistance. This is particularly true for thin-body structures, like UTB
MOSFETs, FinFETs, or NW MOSFETs. Particularly for NWs, as the
contact area between the highly doped S/D areas and the channel shrinks
the contact resistance can increase the total series resistance of the device.
Hence, investigations on the contact resistivity of the silicide to Si NWs
and, especially, to strained Si NWs, are of particular relevance.
• Accurately aligned multi-gates: For digital applications the most rel-
evant scaling issues include prevention of short-channel effects (SCE), con-
trolling the leakage currents through the gate dielectric in the on- and off-
state of the transistor, improving the inverse subthreshold slope for faster
and more efficient switching of the devices and reducing the power voltage
supply. Also same thickness and width of the gate electrodes is mandatory
in order to have equal electrical properties, such as threshold voltages.
• Variability: Less frequently discussed in the scientific world is the vari-
ability of devices. It is a local form of process variation, meaning that two
transistors may have significantly different threshold voltages, or dopant
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concentrations for instance. As we approach atomic length scales smallest
variations in the device structure might result in a fail of the device. Hence,
maintaining the device parameters across the chip and from chip to chip
will be very critical for mass production.
In the framework of this thesis NW MOSFETs are studied under the aspects
described above. As a starting point a brief overview of MOSFET operation is
given in chapter 2. The reader is then introduced to a more detailed physical
description on S/D resistance, with special emphasis on silicides. Furthermore,
channel engineering of NW-MOSFETs and in particular the anisotropy of carrier
transport in Si is discussed. Simulations on the inversion carrier density for
different device parameters as well as the physical impacts of strain on the sub-
band structure on different crystal orientations serves as a foundation for the
experimental part of the thesis.
The fabrication and characterization of NW-array MOSFETs is investigated in
chapter 3. Both, n- and p-type transistors feature superior performance in terms
of off-current, subthreshold swing and Ion/Ioff ratio. The mobility of the devices
is experimentally obtained and studied as a function of channel orientation. The
impact of the mobility anisotropy on the carrier transport is discussed in detail.
Furthermore, NW-array n-MOSFETs fabricated on strained Si are characterized
and compared to their unstrained counterpart. It is shown, that the combination
of NWs and strained Si results in further enhancement of drive current, due to
the improved electron mobility. The robustness of the fabrication process is
investigated for all types of MOSFETs by studying the variability of threshold
voltage and inverse subthreshold swing. Finally, low temperature behavior of
strained and unstrained MOSFETs is compared.
In order to study one of the big challenges for NW MOSFETs, chapter 5 presents
the electrical characterization of nickel monosilicide (NiSi) contacts formed on
strained and unstrained Si NWs. Important parameters in this study of metal-
semiconductor contacts are different implantation doses of As+ and BF2, for
n- and p-type, as well as NW cross sections for the resulting resistivity of the
doped S/D regions and specific contact resistivity. The results indicate volume
diffusion of the silicide along the NWs during the silicidation process. Silicidation
speed decreases with increasing NW cross section, but no difference in silicidation
speed of strained and unstrained SOI NWs was found. Contact resistivities
and the resistivities of doped Si NWs are presented as a function of As+ and
BF2 ion implantation dose and cross sectional area of NWs. Strained silicon
NWs show lower resistivity for all doping concentrations due to their enhanced
electron mobility compared to the unstrained case. Contact resistivities as low as
1.2× 10−8 Ωcm2 for As+ were obtained, which is about two orders of magnitude
lower than for planar structures. The chapter closes with the characterization of
fabricated NW-array Schottky-Barrier MOSFETs. The devices feature improved
S/D resistance and the typical ambipolar behavior.
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In chapter 6 Kelvin probe force microscopy was successfully applied to investigate
doping profiles in implanted and unimplanted top-down fabricated Si NWs on
SOI substrates. The investigations focus on the question of how transport of
majority carriers to the measurement position determines the probed KPFM bias.
This knowledge is essential for the quantitative interpretation of the measured
KPFM bias. The example of implanted Si pads and unimplanted horizontal
NWs demonstrated, how to correlate the probed KPFM bias with the transport
of majority carriers from the Al contact via the Si pad and into the Si NW. It
was possible to verify the built-in potential via the probed KPFM bias for equal-
type doping junctions, and with the inversion-energy for different-type doping
junctions. Additionally, the structural influence on the probed KPFM bias for
example due to expanded vertical asymmetric electric dipoles is discussed.
Chapter 2
Physics of Nanowire Devices
In the previous section a more general view was given to the reader based on
Moore’s law. This chapter, however, is going to focus on the physics of new device
architecture approaches to enhance the device performance. A review of basic
operating principles of transistors is given and the importance of scaling issues
and new device architecture is extensively discussed. A special emphasis is put
on the adoption of Silicon-On-Insulator (SOI) substrates for the manufacturing
of transistors, as most of the emerging new transistor device technologies, such
as Fin-field effect transistors (FinFETs) and multi-gated transistors are based on
SOI material. The Gate-All-Around nanowire transistor is a potential solution to
the ongoing reduction of gate length and lower power supply in today’s devices.
By taking a closer look it is shown that intrinsic smallness and better gate control
are not independent but closely tied together. NWs feature a better gate control
because they are small and the gate can be very close to the channel. This is
what makes a nanowire such an appealing and versatile structure. Further on
the application of strain can enhance carrier mobility in the Si channel region
and thus improve MOSFET performance. It is predicted that the application of
strain is still important for devices with gate lengths in the sub-200nm regime.
Not only because of the improved carrier mobility, but due to the improved
injection velocity of electrons from the source into the channel region. Combining
new device architecture and strained materials could provide a huge step forward
towards nanoelectronics and pushing the limits of CMOS scaling.
2.1 The MOS Transistor Structure
The metal-oxide-semiconductor field-effect-transistor (MOSFET) nowadays is
the key building block for integrated circuits in processors and dynamic memo-
ries. Although today the architecture is more sophisticated and dimensions are
much smaller than 30 years ago, the operating modes are the same. It is a four-
terminal device, as shown in Fig. 2.1, with a source, drain, gate and substrate
or body contact. The channel is connected to two highly doped n+ regions (for
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n-MOSFETs) formed in a p-type bulk substrate (e.g. by ion implantation or
diffusion). By applying a bias to the gate electrode the surface potential in the
channel and therewith its conductance is changed, which is critical for MOSFET
performance. A current flows through the device if a drain-source voltage, Vd
is applied. Hence, the MOSFET can be used to amplify and switch electrical
signals. In bulk-devices the body contact serves to prevent leakage through the
substrate.
Source Channel Drain
E
E
E
EE
F
s
E
F
s
E
F
d
E
F
d
V   = V
ds dd
V   = 0
ds
(a) (b)
Figure 2.1: (a) Schematic of a conventional MOSFET structure with implanted
source/drain (green) and gate contacts. The gate dielectric (red) translates the gate
electric field into the channel region. (b) Conduction band diagram for low (blue) and
high (orange) drain biases, after [8]. Dashed lines symbolize the Fermi distribution and
its Fermi-level in the source and drain contact, respectively.
2.1.1 MOS Operating Modes
The basic band diagrams for different supply voltages Vds are outlined in Fig. 2.1(b).
In equilibrium, when no gate voltage is applied to the gate, the p-type silicon sur-
face near the gate dielectric is not conductive (normally-off transistor). Then a
transistor acts like two back-to-back pn-junctions with only the low level leakage
current being present. In the heavily doped n+ source/drain (S/D) regions the
conduction band is closer to the Fermi-level, EF, than in the p-type substrate.
Hence, there exists a potential barrier for electrons to move from source to drain
or vice versa. The potential barrier corresponds to the built-in potential of the
two back-to-back diodes. The following explanations can easily be extended for
p-MOSFETs by exchanging the dopant types and reversing the polarities of the
voltages.
• Depletion: By applying a positive gate voltage (for n-MOSFETs), the
surface potential of the channel is lowered and carriers are injected from
both contacts at the same rate, at Vds=0 V. As the carriers have opposite
direction, no net current flow is observed. It is equivalent to say that the
conduction band of the channel region moves further down towards the
Fermi-level, which reduces the potential barrier for the electrons.
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• Inversion: For increasing positive gate voltage Ψs will move closer to Ei.
When Ψs exceeds Ei all holes are depleted from the surface and the latter
behaves like n-type material. The surface potential is such that it is favor-
able for electrons to occupy the conduction band. In a MOS capacity the
inversion charge consists of thermally activated carriers while in a MOS-
FET the inversion charge in the channel originating from the S/D contacts
that constitute large reservoirs of carriers. The amount of negative charge
in the channel equals the amount of charge on the gate electrode (charge
neutrality condition). By applying a positive drain voltage, Vd, the Fermi-
level in the drain is lowered with respect to the source side. This difference
in energy results in a current through the device which is proportional to
the difference in respective Fermi-levels (EsF, E
d
F). For small drain voltages
(blue conduction band in Fig. 2.1(b)) the energy difference is fractional
and only a small amount of excess carriers contributes to the drain cur-
rent. However, for large biases (orange conduction band in Fig. 2.1(b)) EdF
lies far below the surface potential within the channel and only electrons
occupying the tail states of the Fermi distribution will contribute to the
current. As a result current originating from the source contact dominates
the current transport and the output characteristic saturates.
• Strong Inversion: Once the concentration of electrons at the surface
exceeds the hole concentration in the bulk, the condition is called strong
inversion. The threshold voltage Vth is the minimum gate voltage required
to induce the channel.
• Accumulation: On the other hand, a negative voltage applied to the
gate electrode, results in an upward band bending of the surface potential
and gives rise to an accumulation of holes. Hence, at the surface the hole
concentration exceeds the equilibrium hole concentration in the bulk.
2.1.2 Gate Stack Engineering
Until early 2007 silicon dioxide (SiO2) has been used as the traditional gate
dielectric for commercial CMOS technology. For more than four decades SiO2 has
served as the perfect gate dielectric material scaling it down to 1.2 nm, following
Moore’s law. The Si-SiO2 was perfect, virtually defect-free and ensured very
good compatibility with the Si substrate and the poly-silicon gate material. The
n+ and p+ doped poly-silicon gates also offered the required work functions for
adjusted threshold voltages of n- and p-MOSFETs, respectively. In practice
the free carrier concentration ( 1019 - 1020 cm−3) in poly-Si is much lower than
in metals ( 1022 cm−3). As a result, a depletion region is formed in the poly-
silicon, which is very sensitive to the doping level (poly depletion). This poly
depletion layer, together with the inversion layer width adds series capacitances
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to the oxide capacitance, degrading the total gate capacitance to considerably
less than Cox. Typically, this increases the equivalent oxide thickness (EOT)
by around 0.3 nm, which cannot be overlooked in technologies targeting EOT
below 1 nm. Additionally further down scaling became increasingly difficult as
tunneling currents through the thin gate oxide became more and more of an
issue, especially for low power devices and high-speed operations. For low power
devices leakage currents drain the battery power much faster, while for high
frequencies they lower drive current and therefore switching speeds. Thus, in
order to keep the same gate control over the channel charge a higher dielectric
constant of the oxide is mandatory.
In 2007 Intel introduced the first commercially available high-k devices [3]. This
reduced short channel effects and enabled the transistors to switch properly be-
tween ”on” and ”off” states, with very low current when off yet very high current
when on. Hence, the devices can run cooler, consuming less standby power due
to leakage currents. The 45 nm node by Intel uses a hafnium based gate dielec-
tric, other potential high-k materials include zirconium dioxide (ZrO2) [9] or rare
earth oxides such as lanthanum lutetium oxide (LaLuO3) [10] for instance. Metal
gates have the advantage of having a lower sheet resistance and effectively im-
proving the gate capacitance. Also no doping is necessary, eliminating the poly
depletion effect.
However, with the introduction of high-k materials several new challenges did
arise. For high performance, high-k/metal gate solutions the choice of suitable
metals is anything but trivial. An important aspect for the choice is the metal’s
work function which determines the operating voltage of the circuit. For low
power devices threshold voltages around 0.2 V are essential. Metal gates with
a work function close to the midgap of Si, such as TiN, result in unfavorably
higher Vth than for poly-silicon gate MOSFETs. Therefore a dual metal ap-
proach, i.e. one metal for n-MOSFETs and another metal for p-MOSFETs, has
been discussed intensively. Other challenges involve the thermal stability of the
gate stack and in particular the interface stability between the metal and the
high-k. Here, the formation of interfacial oxides can lead to additional interface
charges and increased EOT [11]. A thorough review on that topic can be found
elsewhere [12].
2.1.3 Subthreshold Characteristics
In the most simplified case of a transistor no current would be flowing from
source to drain if Vg < Vth. However, there is an off-state current flowing, which
exponentially depends on Vg for Vg < Vth. The drain current in the subthreshold
region can be expressed as [13]
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Id = µ(Cdepl + Cit)
W
L
(
kT
q
)2 [
1− exp
(
−qVd
kT
)]
exp
(
q(Vg − Vt)
mkT
)
(2.1)
where
m = 1 +
Cdepl + Cit
Cox
' 1 + 3 · tox
tdepl
(2.2)
In Eq. 2.1 and 2.2 Cdepl is the bulk depletion capacitance at the threshold voltage
and tdepl is the depletion layer depth along the channel, which strongly depends
on the surface potential along the channel. Cit is then the Si/SiO2 interface
state capacitance, Cox being the overall gate capacitance, W is the width of the
channel and m is the body effect coefficient which will be further discussed in
section 2.1.6. Looking at the addend in Eq. 2.2 from an electrical point of view
we find Cox in series with the parallel combination of the depletion capacitance,
Cdepl, and the interface state capacitance, Cit. This tells us what fraction of Vg
appears at the Si/SiO2 interface as surface potential Ψs. For the approximation in
Eq. 2.2 the capacitance of the Si/SiO2 interface states, Cit, has been neglected.
The factor of three reflects the approximated ratio of εSi/εSiO2 . In the end,
Eq. 2.1 can be reduced to the following proportion:
Id ∝ 1
L
exp
(
q(Vg − Vt)
mkT
)
(2.3)
As can be seen in Eq. 2.3 the drain current exponentially depends on Vg. Hence,
plotting ln(Id) as a function of Vg will result in a linear behavior. The inverse of
this slope is known as inverse subthreshold swing, S, and has the unit of mV per
decade. Clearly, the smaller the value of S, the better the switching behavior of
the transistor. Equation 2.4 puts everything in a mathematical context.
S =
dVg
d(logId)
= ln10
dVg
d(lnId)
= 2.3
kT
q
(
1 +
Cdepl + Cit
Cox
)
(2.4)
Obviously, the smallest value for S will be achieved if m equals unity. Also
note that high interface trap density will result in a degraded S. Accordingly,
at room temperature S is limited to around 60 mV/decade. So, despite a slight
dependency of S on the substrate doping via Cdepl, the inverse subthreshold swing
is rather independent on device parameters and mainly a function of temperature.
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2.1.4 Source-Drain Engineering
In general, there are several technological solutions available to tackle the prob-
lem of high series resistances and contact resistance in nanoscale devices, which
include elevated S/D extensions through epitaxial regrowth [14], recessed S/D
contacts [15] and silicided S/D [16]. These technologies are available for bulk-Si
as well as for SOI-substrates.
Silicides are routinely employed as ohmic contacts, Schottky contacts and inter-
connects in conventional CMOS processing. Various transition-metal silicides,
such as CoSi2 or TiSi2 have been used in the past. Nowadays, NiSi is a widely
used material for S/D contacts of Si MOSFETs because of its low resistance, low
Si consumption and low thermal budget. Especially for ultra-thin-body and fully
depleted MOSFETs low Si consumption is essential. Dopant-segregated Schottky
MOSFETs gained a lotof attention in recent years to address this series resistance
issue. The small S/D regions extending from the metallic contact regions are an
important design parameter in dopant segregated Schottky-MOSFETs. The size
of the contact and doping concentration strongly affect the contact resistance,
series resistance, band-to-band tunnelling and direct source-to-drain tunnelling
leakage [16]. The specific contact resistivity ρc values for NiSi and PtSi contacts
to n-type and p-type Si devices can easily meet the ITRS specifications at the
end of the roadmap for a sufficiently high dopant concentration [4,17]. However,
especially for NW based devices, the effects of random dopant fluctuation become
more significant with decreasing contact area and have yet to be quantified. Fur-
thermore, the controlled silicidation of NWs is still a major obstacle. The speed
of silicidation strongly depends on the NW cross section and furthermore several
phases of Ni silicides are found along the NW [17]. A more detailed discussion
on this can be found in chapter 5 of this thesis.
2.1.5 Channel Engineering - Carrier Mobility
Another way of improving device performance that does not require device scal-
ing or new concepts of design is to increase the charge carrier mobility in the
transistor channel. In the linear region of the output characteristic (small Vd)
the drain-current of a long-channel FET can be approximated by
Id = µCox
W
L
(Vg − Vth)Vd = µεoxε0
tox
W
L
(Vg − Vth)Vd (2.5)
where µ is the carrier mobility, εox and tox are the gate dielectric permittivity
and thickness, W and L are the transistor width and length. Thus, by increasing
the mobility, µ, a higher drain current can be obtained without having to scale
down the device geometry.
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Therefore mobility enhancement techniques are considered mandatory for future
CMOS devices. Such technologies include the application of strain, the use of
different surface orientations or hybrid orientation substrates [18] and new chan-
nel materials (SiGe, Ge or III-V materials). Particularly after the enhancement
of electron mobility through strained silicon was reported in the mid 1980’s [19],
strained materials have experienced a revival during the last decade. Further-
more, one can take advantage of the anisotropy of carrier transport in Si in order
to match the drive currents of n- and p-MOSFETs in a CMOS circuit. This can
be achieved by optimizing the MOSFETs channel directions for n- and p-type
devices, respectively.
(a) (b)
Figure 2.2: In a planar MOSFET current flows along one crystal surface. In NW-
MOSFETs with three or more gates surrounding the channel current flows along three
or more channels, including the NW sidewalls.
As the above considerations are valid for planar devices, it is appealing to ap-
ply the same concept to the NW architecture and multi-gated transistors. This
work presents a systematic study on complementary NW-array MOSFETs with
their channels aligned along 〈110〉 and 〈100〉 directions. In multi-gate devices,
in contrast to planar devices, current flows on surfaces of different crystal orien-
tation, as illustrated in Fig. 2.2. This allows to improve device performance by
proper choice of the channel direction, making use of the anisotropic mobility of
electrons and holes in silicon.
In this work NWs were fabricated on (001) SOI substrates. Thus, channels were
aligned along the 〈110〉- and 〈100〉-direction. For devices aligned along 〈110〉-
direction the vertical sides are {110} planes while the top surface is a {001}-
plane as indicated in Fig. 2.3. In contrast for 〈100〉-channels current flows only
on {100}-equivalent crystal planes. Figure 2.4 summarizes bulk-Si mobilities of
different crystal planes along various directions of current flow. Hole mobility is
largest on {110}-planes along the 〈110〉-direction at low as well as high vertical
electrical fields [20]. As in this case two thirds of the inverted surface are {110}-
planes these devices are expected to show superior performance compared to
NW-array MOSFETs aligned along a 〈100〉-direction. Contrary to holes, electron
mobility is highest on (100) surfaces compared to (110). Despite the low electron
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Figure 2.3: Structural schematics of 〈110〉 and 〈100〉 oriented nanowires on (001)
SOI substrates.
mobility on (110) surfaces along 〈110〉-direction this orientation offers the best
compromise between n- and p-type MOSFETs with respect to drive-current.
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Figure 2.4: Electron and hole mobilities on (100) and (110) crystal surfaces along
〈100〉 and 〈110〉 directions. Electron mobility on (100) and hole mobility on 〈110〉/(110)
give larger mobility than the others, respectively [18].
However, the mobility of carriers in the channel of a MOSFET is lower than in
bulk semiconductors due to additional scattering mechanisms. Since the carriers
in the channel are in close vicinity to the Si/SiO2 interface they are scattered
by surface roughness and by Coulomb interaction with fixed charges in the ox-
ide. This degradation of mobility increases with higher gate bias as carriers are
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confined closer to the interface. Note that, although the NW architecture is ad-
vantageous due to a better electrostatic control of the channel, surface roughness
of the NW sidewalls is a big challenge in order to sustain the improved perfor-
mance. For top-down fabricated NW the sidewalls tend to exhibit noticeable
surface roughness after dry etching, which can degrade carrier mobility. Sacrifi-
cial oxidation [21] or H2-annealing [22] of the NWs can be employed to decrease
the line edge roughness. The well known universal mobility degradation curve
is obtained by plotting the effective carrier mobility as a function of the average
transverse electric field in the middle of the inversion region. It is worth noting
that the curve is independent of technology or device structure parameters, such
as gate oxide thickness or channel doping [23].
In addition to the dependence of the mobility on the gate bias, there is also
a strong dependence on the drain bias. Here, the mobility is constant up to
a (longitudinal) electric field Esat. For electric fields exceeding Esat the drift
velocity can no longer be described in terms of mobility.
For short-channel devices the discussion of mobility has to be somewhat modi-
fied. Here, carriers travel at saturation velocity over most of the channel region.
That means the saturation of drain current might occur at much lower drain volt-
ages, compared to long-channel devices. As MOSFET channel length decreases,
the influence of parasitic S/D series resistance on the current characteristics be-
comes more important and can overtake the pure channel resistance. As a result,
the transconductance from which the effective mobility is deduced is seriously
degraded by source-drain series resistances Rsd. Consequently the maximum
mobility µmax varies as a function of Rsd for different values of channel length
L [24].
2.1.6 Short-Channel Effects
The characteristics for long-channel MOSFETs will serve as a foundation for this
section and are derived elsewhere [13]. A commonly used approximation for the
drain current Id in the saturation region of a n-MOSFET takes the form
Id = µeff · CoxW
L
(
(Vg − Vth)Vd − m
2
V 2d
)
(2.6)
where m is the body coefficient defined in Eq. 2.2. For bulk devices the val-
ues of m are usually in the range of 1.1 and 1.4 [13]. From Eq. 2.5 it is clear
that for a given supply voltage the drain current Id increases with decreasing
channel length L. However, the channel length cannot be arbitrarily reduced
even if allowed by lithography. In many respects, short-channel devices behave
differently compared to long-channel devices. Additionally, in response to the
dimensional down scaling, a decreasing thermal budget is required in order to
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minimize dopant diffusion in the S/D regions. Other scaling rules have been
introduced since then to ensure good performance [25,26].
Apparently, a simple reduction of the dimensions at constant supply voltages
would result in increased internal electric fields. In particular the electric field
across the gate dielectric and along the channel can lead to hot electron injection,
thereby reducing the gate impedance. One approach to deal with hot carrier
degradation is a lightly doped drain region, thereby scaling the depletion width
and also the electric field across. Hence, it is reasonable to scale power supply,
too.
The derivation of classical MOSFET behavior in Eq. 2.6 implies certain lim-
iting conditions: an ideal MOS-structure, constant mobility of carriers in the
channel, a low longitudinal electric field in the channel regime compared to the
transverse electric field. Anything that deviates from that is considered short-
channel behavior and can be observed experimentally in the output and transfer
characteristics [27].
The influence of SCE can be approximated using a model called the Voltage-
Doping Transformation model (VDT) [28]:
SCE (mV ) = 0.64 · εSi
εox
[
1 +
x2j
L2el
]
tox
Lel
tdepl
Lel
Vbi = 0.64 · εSi
εox
Vbi · EI (2.7)
where Lel is the electrical (effective) channel length, tox is the gate oxide thickness,
tdepl is the penetration depth of the gate field into the channel region, which
is equal to the depth of the depletion region underneath the gate in a bulk
MOSFET. The parameter EI stands for the Electrostatic Integrity and depends
on the device geometry. Equations for EI somewhat differ for bulk devices, fully
depleted SOI-devices and multi-gate devices [29].
Possible solutions reported in the literature to limit short-channel effects involve
the use of thinner gate oxides and reducing source/drain junction depths, as can
be seen from Eq. 2.7. SCE can also be reduced by applying a (negative) substrate
bias or non-uniform lateral channel doping (superhalo doping) [30].
Drain Induced Barrier Lowering (DIBL)
DIBL is considered one of the most important representatives of short-channel
effects. It describes the connection of the channel potential, Ψs, and the source-
drain voltage, Vd. Particularly for short-channel devices DIBL results in a con-
siderable increase of carrier injection from the source to the drain. This is as-
sociated with the penetration of the electrical field originating from drain. The
effect can be understood by comparing the surface potential Ψs along the chan-
nel between a long-channel and a short-channel MOSFET. As the drain bias is
increased, the conduction band edge in the drain is pulled down. Hence, the
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depletion width in the drain-channel region expands. The source is assumed to
be grounded therefore the potential across the source/channel interface is equal
to the built-in potential of the pn-junction. For a long-channel MOSFET the
drain bias does not affect the source-to-channel potential barrier, as the drain
field only affects the very end of the channel. Unless the gate bias is increased
to lower this potential barrier, the device remains in the off-state. For a short-
channel MOSFET the drain bias has a strong effect on the band bending over a
significant part of the device and therefore lowers the potential barrier between
source and drain due to DIBL, as illustrated in Fig. 2.5. This is a parasitic ef-
fect. One can somewhat quantify DIBL by the natural length λ (sometimes also
referred to as screening length).
BOX
gate
source drain
Ψs (eV)
BOX
gate
source
Ψ
drain
s (eV)
DIBL
λ λ
(a) (b)
Figure 2.5: The influence of the drain bias on the surface channel potential Ψs of a
n-MOSFET is characterized by the natural length λ. For short channel transistors the
drain potential effectively reduces Ψs which degrades electrostatic control of the channel.
Analytical expressions for λ are inherent to the device structure and will be
studied in detail below. Physically, the natural length represents the spread of
the electric drain potential on the surface potential in the channel, as electric
fields of the drain and gate compete for that control. Figure 2.5 illustrates how
the area which is controlled by Vg exclusively becomes smaller with decreasing
gate length. Ultimately this results in a decrease of the surface potential in
the channel and a loss of electrostatic control. Thus a substantial increase of
subthreshold current is expected. The effect of DIBL can be approximated using
the following equation [6]:
DIBL (mV ) = 0.80 · εSi
εox
[
1 +
x2j
L2el
]
tox
Lel
tdep
Lel
Vd = 0.80 · εSi
εox
Vd · EI (2.8)
The effect of DIBL further increases when a high drain bias is applied. Conse-
quently, the drain field finally affects the source-channel potential by lowering
it below the built-in potential. Eventually, the transistor reaches the punch-
through condition, the depletion regions between source and drain connect, such
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that tsource+tdrain=L. Current flows from source to drain even below Vth. In
bulk devices this problem can be solved technologically by increasing the sub-
strate doping. More sophisticated solutions involve SOI substrates and multi-
gate structures in order to improve electrostatic control of the channel region.
2.1.7 Natural Length λ
Previously the natural length λ was introduced as a measure for short-channel
effects and DIBL in particular. A small λ is desired to minimize short-channel
effects on the transistor. It is possible to predict the dimension of DIBL on the
channel potential by employing Poisson’s equation
d2Φ(x, y, z)
dx2
+
d2Φ(x, y, z)
dy2
+
d2Φ(x, y, z)
dz2
=
qNa
εSi
(2.9)
Analytical expressions for λ can be calculated for various devices structures by
applying the respective boundary conditions. A planar bulk single-gate geometry
is the simplest design used for MOSFETs. Furthermore λ allows to estimate the
maximum silicon film thickness and gate oxide thickness to be used to prevent
short-channel parasitics.
Several studies calculated λ for single-gate [31,32], double-gate [31,32], gate-all-
round structures as well as different cross-sectional shapes [33, 34] and showed
that the effective gate length must be at least four times larger than λ in order
to manage short-channel effects [31].
In this work NW-array MOSFETs were fabricated and characterized using a tri-
gate structure. Hence, the derivation for a tri-gate structure will be presented and
compared to the reported values of λ. The channel potential distribution of a fully
depleted SOI MOSFET is determined by Poisson’s equation, Eq. 2.9. Poisson’s
equation here is three-dimensional and somewhat difficult to solve. The gates and
the drain compete for the depletion charge within the channel. Perpendicular to
the transport direction (y, z) the gate electric field is extended, while the drain
varies the electric field along the channel (x) due to the drain voltage. Figure 2.6
introduces the coordinate system of the multi-gate device, where the point of
origin is located on the source side of the channel, centered on top of the BOX.
From this 0 ≤ x ≤ L, −W
2
≤ y ≤ W
2
and 0 ≤ z ≤ tSi, where L is the effective gate
length, W is the width of the NW and tSi is the corresponding SOI thickness. In
an analytic approach one can reduce the dimensionality and simplify the problem
to one-dimensional potential distribution along the top Si surface. Key elements
to this are the boundary conditions. A parabolic potential variation between the
lateral gates is assumed to describe the potential distribution [35]:
Φ(x, y, z) ≈ a0(x, z) + a1(x, z)y + a2(x, z)y2 (2.10)
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Figure 2.6: Coordinate system for the calculation of the natural length, λ, of a NW-
MOSFET with a tri-gate. The point of origin is located at the Si/BOX interface on
the source-side of the NW.
At y = 0, a simple parabolic function is assumed in the z-direction [36].
Φ(x, 0, z) = a0(x, z) ≈ c0(x) + c1(x)z + c2(x)z2 (2.11)
Then the boundary condition for Eq. 2.11 are:
1. Φ(x, 0, 0) = Φf (x) = a0(x, 0)c0(x)
where Φf (x) is the front surface potential.
2. dΦ
dz
|y=0,z=0= εoxεSitox (Φf (x)− Φg) = c1(x)
whereΦg = Vg − Vfb is the gate voltage Vg minus the flat band voltage
Vfb of the front gate.
3. Φ(x, 0, tSi = Φsb = a0(x, tSi) = c0(x) + c1(x)tSi + c2(x)t
2
Si
where Φsb(x) is the surface potential at z = tSi
4. Φ(x,−W
2
, z) = Φ(x, W
2
, z)
due to symmetry
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5. Φ(x,±W
2
, z) = Φf (x) = a0(x, z) + a2(x, z)
W 2
4
where a0(x, z) can be determined from the conditions (1-3).
From condition (4) one obtains a1(x, z) = 0 and by solving condition (5) one
obtains an expression for a2(x, z) = 4
Φf−a0(x,z)
W 2
. Furthermore, by combining
conditions (1-3) yields
c2 =
Φsb − Φf − εoxtSi(Φf−Φgs)εSitox
t2Si
(2.12)
All expressions sustained from the boundary conditions are then plugged into
Eq. 2.10
Φ(x, y, z) ≈ a0(x, z) + a1(x, z)y + a2(x, z)y2
= Φf (x) +
εox(Φf (x)− Φg)
εSitox
z +
Φsb − Φf (x)− εoxtSi(Φf (x)−Φg)εSitox
t2Si
z2
− 4
W 2
[
εox(Φf (x)− Φg)
εSitox
z − Φsb − Φf (x)−
εoxtSi(Φf (x)−Φg)
εSitox
t2Si
z2
]
y2
Then the second derivative of each component of Eq. 2.10 is expressed as follows:
d2Φ(x, y, z)
dx2
=
d2Φf (x)
dx2
+
d2Φf (x)
dx2
· εox
εSitox
z − d
2Φf (x)
dx2
z2
t2Si
− d
2Φf (x)
dx2
· εox
εSitoxtSi
z2
d2Φ(x, y, z)
dy2
= − 8
W 2
(
εox(Φf − Φg)
εSitox
z − Φsb − Φf (x)
t2Si
z2 − εox(Φf − Φg)
εSitoxtSi
z2
)
d2Φ(x, y, z)
dz2
= 2
(
Φsb − Φf (x)− εoxtSi(Φf (x)−Φg)εSitox
t2Si
)
+
8y2
W 2
(
Φsb − Φf (x) + εoxtSi(Φf (x)−Φg)εSitox
t2Si
)
By taking a closer look at the above expression one can see that the Poisson
equation transformed into a simpler one-dimensional problem.
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4Φ = d
2Φf (x)
dx2
(
1− εoxz
2
εSitoxtSi
− z
2
t2Si
− εoxz
εSitox
)
+ (Φf (x)− Φg)
(
8εoxz
2
W 2εSitoxtSi
− 8εoxz
W 2εSitox
− 2εox
εSitoxtSi
− 8εoxy
2
W 2εSitoxtSi
)
+ (Φf (x)− Φg)
(
2
t2Si
+
8y2
W 2t2Si
− 8z
2
W 2t2Si
)
Setting y = 0 and separating the terms for Φf(x), Φg and Φsb
4Φ = d
2Φf (x)
dx2
(
1− εoxz
2
εSitoxtSi
− z
2
t2Si
− εoxz
εSitox
)
+ Φf (x)
(
8εoxz
2
W 2εSitoxtSi
− 8εoxz
W 2εSitox
− 2εox
εSitoxtSi
− 2
t2Si
− 8z
2
W 2t2Si
)
+ Φg
(
− 8εoxz
2
W 2εSitoxtSi
+
8εoxz
W 2εSitox
− 2εox
εSitoxtSi
)
+ Φsb
(
2
t2Si
− 8z
2
W 2t2Si
)
=
qNA
εSi
In the off-state of the device there is no z-dependence of Φ and it is necessary
that Φg = Φsb = 0
4Φ = d
2Φf (x)
dx2
+ Φf (x)
(
− 2εox
εSitoxtSi
− 2
t2Si
)
=
qNA
εSi
(2.13)
Equation 2.13 can be used to determine Φf(x) and further on Φ(x, y, z). However,
it can be used for another purpose as well. By using the following transformations
λ =
√
1
2εox
εSitoxtSi
+ 2
t2Si
=
√
εSitoxtSi
2(εoxtSi + εSitox)
Φ(x) = Φf (x) +
qNA
εSi
λ2
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we can write Eq. 2.13 as
d2Φ(x)
dx2
− Φ(x)
λ2
= 0 (2.14)
This equation is a simple second order differential equation with the parameter,
λ, which characterizes the distribution of the electric potential along x-direction.
The parameter λ corresponds to the natural length of a tri-gate architecture and
depends only on three parameters. For comparison λ-formulas are given for a
single-gate, double-gate, tri-gate and gate-all-around NW-FET in Table. 2.1.
Number of Gates Natural Length λ
Single-Gate λ =
√
εSitSitox
εox
Double-Gate λ =
√
εSitSitox
2εox
Tri-Gate λ =
√
εSitoxtSi
2(εoxtSi+εSitox)
Gate-All-Around λ =
√
εSitSitox
4εox
(square.)
Table 2.1: Natural length of NW based FETs with different number of gates around
the channel.
Figure 2.7 illustrates the natural length as a function of the SOI thickness based
on the equations in Table 2.1. The gate oxide is SiO2 with a constant thickness
of 2 nm. A small value of λ is desired to improve electrostatic control and to
prevent short-channel effects. As illustrated in the graph, λ decreases when gates
are added around the channel region. It is quite obvious that a surrounding gate
structure offers the best performance in terms of short-channel effect control.
Therefore, the lower λ for a given silicon film thickness the more relaxed become
the conditions for scaling, e.g. gate length. This serves as a motivation for this
thesis.
2.2 Multiple-Gate MOSFET
In the recent past there have been many investigations on three-dimensional (3D)
MOSFET architectures used for nano CMOS [37–39]. Since in some designs the
gate electrode covers not a single, but two or even more sides of the channel
region, devices are sometimes referred to as multiple-gate MOSFETs. All of the
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Figure 2.7: Natural length as a function of the silicon film thickness. SiO2 serves as
a gate oxide with a constant thickness of 2 nm.
latter have the advantage of providing a better electrostatic control of the channel
depletion region and decrease short-channel effects compared to conventional
MOSFETs. These architecture types include double-gate, Π-gate, Ω-gate and
gate-all-around geometries. Most of them use a fin or a nanowire (of silicon) with
a diameter of a few nanometers as the channel region. Figure 2.8 illustrates some
of the above mentioned device geometries. Most critical challenges for multiple-
gate transistors are: i) uniformly thin Si channel (10-25 nm), ii) low resistance
of S/D regions (e.g. elevated S/D contacts through selective epitaxy) and most
importantly iii) very accurately aligned gates. The latter includes same thickness
and width of the gate electrodes in order to have equal electrical properties,
such as threshold voltages. Though the fabrication is quite compatible with
conventional CMOS processing it remains to be seen whether the fabrication can
be controlled well enough regarding the variability of the fin width. In section 3.2
the devices fabricated in the course of this thesis are also analyzed in terms of
variability.
Multiple channels consequently lead to a higher current drive per unit gate area.
The current drive is essentially proportional to the total gate width [7], i.e. the
current drive of a double-gate MOSFET is twice that of a single gate MOSFET.
It is therefore desired to have three or even four sides of the channel region
surrounded by the gate electrode to achieve high drive-currents and excellent
electrostatic control. Figure 2.8 summarizes the mentioned gate geometries.
The use of electron beam lithography (EBL) to fabricate NWs has several ad-
vantages over vertical growth methods, as better control of the location on the
sample, controlled alignment and all NWs are very conform in length and diam-
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Si Poly-SiSiO2
Figure 2.8: Schematics of various multi-gate structures (from left to right) double
gate, FinFET, triple-gate, Ω-gate and gate-all-around FET.
eter. This makes lithography defined NWs more uniform, repeatable and makes
it much easier to integrate them into a device architecture. Depending on the
fabrication process different shapes of cross sections can be achieved, displayed
in Fig. 2.9. By thermal oxidation of rectangular shaped NWs one can obtain
NWs with circular cross-section. During thermal oxidation silicon crystal sur-
faces are under severe stress. This stress greatly impacts the surface reaction
rate at the Si/SiO2 interface. The higher the stress at the interface, the more
the surface reaction drops. As the oxide grows around the NW the stress in the
oxide near the Si/SiO2 interface considerably increases because of the volume
expansion required by the formation of the new oxide layer. Hence, oxidation
of the structure is slowed down. A consequence of this oxidation rate reduction
on convex structures such as nanowires is that, the oxidation will stop by itself
when a high enough oxide layer thickness is reached. This is also often referred
to as stress limited oxidation [40].
It is anticipated that GAA-MOSFETs are superior in terms of control of short-
channel effects, inverse subthreshold swing, S, and drive current compared to
planar devices. Although some groups have shown experimental data on GAA-
MOSFETs with very promising results on S, Ion/Ioff and control of DIBL, the
fabrication process remains complicated. A group from the National University
Singapore [38] presented lithographically defined n- and p-type GAA-MOSFETs
with NW diameters as small as 3 nm. Electrical characterization of the devices
(Lg=350 nm) at room temperature revealed a near-ideal S-swing (60 mV/dec
and 65 mV/dec for n- and p-MOSFETs, respectively), low DIBL (6 mV/V and
13 mV/V for n- and p-MOSFETs, respectively) and reasonable Ion/Ioff ratio (>
106).
As mentioned earlier, the channel cross section is of crucial importance for the
performance of the device. The shape can vary from triangular to circular. For
circular cross-sections the impact of diameter on the threshold voltage and on-
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Figure 2.9: Schematic of various shapes of fabricated NWs. Circular cross sections
are obtained by oxidizing rectangular shaped NWs. Stress at the Si/SiO2 interface
during the oxidation controls the oxidation rate.
current was investigated [38]. A linear increase of Vth with decreasing diameter
(from 6 to 3 nm) for n-MOSFETs was reported and explained by increasing
confinement effects for smaller diameters. For p-MOSFET Vth-dependence on
NW diameter followed the trend of the n-MOSFETs. Corners in the NW, as
observed in triangular and rectangular or even pentagonal cross sections, lead
to effects which can involve degradation of threshold voltage and local volume
inversion [39, 41]. Typically, the corner components of the current show a lower
Vth, which suggests that carrier transport is confined mainly to the edges of the
silicon NW, because the conduction band edge is lower due to a stronger electric
field produced by the gate. Also higher off-state currents, Ioff , have been observed
in triple-gate MOSFETs [42] compared to planar devices. Hence the shape, i.e.
the corner radii of curvature, can significantly affect the I-V characteristics of
multiple-gate devices. Simulations have shown that corner rounding (from a
square cross section towards a circular one) has only minimal effect on Ion, but
improves the Ion/Ioff ratio, gives better inverse subthreshold swing and control of
DIBL [38,43].
Also, lowering the doping concentration in the corners [29, 41], or choosing a
metal gate with proper work function (midgap metal gate) can eliminate low-
Vth corner effects [42]. For FinFETs a hardmask on top of the fin is used to
suppress corner effects. Note that for single-gate SOI MOSFETs corner effects
are considered to be parasitic only, whereas for multi-gate structures, they are
part of the intrinsic behavior of device.
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2.2.1 Simulations of Carrier Transport in NWs
After outlining the effects of different shapes of NWs on device parameters such as
Vth and S, now the electrostatic properties of square NW cross sections are further
investigated. This section presents simulations based on the Schro¨dinger Poisson
equations to analyze the band structure and spatial distribution of carriers in
NW MOSFETs. Particular attention is paid on how the tri-gate structure affects
the carrier density on the sidewalls and in the corners of the NW. As mentioned
earlier, corner effects can degrade the electrostatic properties of the device. Even
more importantly, the improved drive current by exploitation of the mobility
anisotropy in Si might not be of any benefit, if current transport was bound only
to the corners of the NW.
The simulations presented in Fig. 2.10 show the gate electric field of square 20 nm
wide NWs across a constant gate oxide thickness of 3.5 nm (SiO2) for Vg=0.2 V,
Vg=1.2 V and Vg=2.0 V. Note that the scales of both dimension axis are different
and that the cross sections are actually square.
(a) (b) (c)
Figure 2.10: Strength of the gate electric field (logarithmic scale) in square NWs of
20 nm×20 nm cross section. The NWs are surrounded by 3.5 nm SiO2. For increasing
gate voltage (a) Vg=0.2 V, (b) Vg=1.2 V and (c) Vg=2.0 V.
Clearly, for Vg = 0.2 V the electric field is virtually zero and hence no inversion
regime (electrons) is formed in the channel. As Vg is increased the electric field
across the gate dielectric builds up, where the critical spots are the corners of
the NW. The logarithmic plot of the electric field did not indicate exceptionally
high electric fields at the corners.
Next, square NW cross sections of 20 nm, 10 nm and 5 nm side length, surrounded
by a constant gate oxide thickness (SiO2) of 3.5 nm are studied for various Vg.
Figure 2.11 shows the spatial distribution of the inversion charge of a n-type NW
transistor for Vg=0.2 V (left), Vg=1.2 V (center) and Vg=2.0 V (right).
For increasing Vg the inversion layer is formed within the channel region. The
simulations propose that the formation of the inversion layer originates in the
NW corners but then distributes along the top surface and sidewalls. From this
it is concluded that the free surfaces of the NW will significantly contribute to
current transport and a difference in drive current can be expected for distinct
channel directions. Furthermore, the calculations suggest that inversion of the
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Figure 2.11: Spatial distribution of electrons in square NWs of a) 20 nm, b) 10 nm
and c) 5 nm lateral length. The NWs are surrounded by 3.5 nm SiO2. The gate voltage
varied from Vg=0.2 V (left), Vg=1.2 V (center, (d)-(f)) to Vg=2.0 V (right, (g)-(i)).
Identical threshold voltage is assumed for NWs of different width.
NW body advances for smaller NWs. As the NWs become thinner the depletion
width exceeds the NW width. Consequently, the electron concentration at the
sidewalls and within the NW will become equal. This is also referred to as
volume inversion. For NW cross sections of 5 nm×5 nm volume inversion can be
achieved, as shown in Fig. 2.11(c).
Let us further investigate the band bending and electron density in NWs when
a high bias applied to the gate. Figure 2.12(a) presents the calculated electron
concentration for a square 20 nm×20 nm cross section for an applied gate bias
of Vg=2 V. This size was chosen, as it is the one that comes closest to the NWs
investigated in chapters 3 to 5. The section lines mark distinct areas, where the
gate bias induced band bending within the channel regime was simulated, see
Fig. 2.12(b). The band structure plays an important role in the evaluation of
device performance. As observed for section 1 the difference in band bending
between the sidewalls and the center of the NW is smallest, due to the close
vicinity of the gate on top. As the section lines move further down (section 2,
3) the discrepancy between the sidewalls and the NW body increases, due to
2. Physics of Nanowire Devices 28
the decreased electrostatic potential. However, at the sidewalls band bending
persists. This indicates that current transport mainly occurs on the sidewalls
and the top surface rather than in the NW body. The resulting electron concen-
trations were calculated and are presented in Fig. 2.13. As expected the profile
for section line 1 shows highest electron densities near the corners and close to
the NW center in reference to sections 2 and 3. The total electron concentration
is highest in the corner, due to the increased electric field there. Therefore, for
small gate overdrives, current transport is will be localized to the corners, while
with increasing Vg transport likely occurs along the NW surfaces.
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Figure 2.12: Calculated valence and conduction band shifts for a 20 nm×20 nm NW
cross section, surrounded by 3.5 nm SiO2 at Vg=2.0 V.
Very similar considerations can be made when looking at the vertical section
lines illustrated in Fig. 2.12(a), i.e. section 4 and 5. Figure 2.14(a) shows the
simulated band bending and the resulting electron concentration is presented in
Fig. 2.14(b). Comparing both vertical section lines the bands exhibit a larger
potential drop for section line 4 as the bottom of the NW is approached. This is
again attributed to the partial depletion within the NW body. The concentra-
tion of electrons is almost two orders of magnitude higher at the NW sidewalls
compared to the NW body. This is strong evidence for current transport which
mainly occurs along the sidewalls.
To summarize this section, the simulations indicate that inversion starts in the
NW corners due to the localized increased electric field. The calculated elec-
tron concentrations for 20 nm×20 nm NWs yield slightly higher values at the
corners, therefore current will flow there mainly for low gate overdrives. As Vgt
is increased the surrounded NW surfaces will significantly contribute to current
transport. As a consequence, a difference in drive current is expected for the
investigated channel directions due to the square cross section of the NWs. Note
that taking advantage of distinct crystal orientations along the NW to optimize
current flow is unique to square-shaped cross sections. In contrast circular NWs
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Figure 2.13: Electron concentrations for a 20 nm×20 nm NW cross section, sur-
rounded by 3.5 nm SiO2 at Vg=2.0 V. The section lines are indicated in Fig. 2.12.
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Figure 2.14: Vertical sections of the calculated (a) valence and conduction band shifts
and (b) electron densities for a 20 nm×20 nm NW cross section, surrounded by 3.5 nm
SiO2 at Vg=2.0 V. The section lines are according to Fig. 2.12.
do not exhibit well defined crystal surfaces and hence are expected to show dif-
ferent behavior.
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2.3 Strained Silicon
For further improvement of the transistor’s drive current, enhancement of carrier
mobility is of great significance. This originates from the modulation of the sub-
band structure of the valence or conduction band in the inversion layer, either by
repopulation or by band warping. There exist several approaches on how to alter
the sub-band structure. As an example band structure modulation occurs when
the body thickness of the SOI is less than the inversion layer in conventional bulk
MOSFETs, typically on the order of 5nm. The spatial confinement results in a
split of degenerate states , e.g. at the conduction band minimum, as illustrated
in Fig. 2.15. As a consequence, electrons will occupy the lowest sub-bands,
which feature a smaller conductivity effective mass and result in a higher electron
mobility. Therefore, ultra-thin-body SOI can be employed to modulate the sub-
band structure and therefore provide mobility enhancement for electrons and
holes [44–46].
Electrical confinement of carriers in the inversion channel stemming from the
gate electric field also results in an energy split of the sub-bands, as illustrated
in Fig. 2.15(b). Other possible ways of sub-band engineering include the appli-
cation of strain. As silicon is a piezoresistive material, its band structure and
consequently its resistance changes by the employment of stress or strain. It is
predicted that the application of strain is still important for devices with gate
lengths in the sub-100 nm regime. Not only because of the improved carrier mo-
bility, but due to the improved injection velocity of electrons from the source into
the channel region. A detailed discussion of strain effects on injection velocity
can be found in [44].
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Figure 2.15: Schematic diagram of the sub-band structure modulation for (a) strained
Si, (b) conventional Si and (c) UTB-Si. Note that electric quantum confinement is not
considered.
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Generally, the strain can be applied globally or locally. For global strain the
substrate itself is changed, e.g. by growing a silicon device layer on top of a SiGe
lattice. Existing methods for the generation of global strain include: i) substrate
induced strain, ii) FET process induced strain, iii) mechanically induced strain
and iv) wafer bonding methods that result in strained SOI material [47]. As
for the substrate-induced strain, heteroepitaxy is used to grow a crystal film on
another. For example the growth of SiGe on a bulk Si substrate will result in
a biaxial compressively strained SiGe film. Conversely, if a Si layer is grown
on a relaxed SiGe layer, it will be under biaxial tensile strain. The amount
x of Ge in Si1−xGex determines the amount of strain. Depending on the lattice
mismatch of the materials strained crystalline layers can be grown up to a critical
thickness where the cost of strain becomes too big and the top layer will relax.
This relaxation is accompanied by the formation of misfit dislocations at the
Si/SiGe interface. The silicon bonds in the active device layer stretch in order
to accommodate the lattice mismatch, creating strain. Typically, global strain is
biaxial, straining the silicon lattice in two dimensions.
For local strain the strain is introduced only in a desired region during device
fabrication. Electron and hole mobilities respond to mechanical stresses in dif-
ferent ways. In order to improve CMOS technology it is evidently important to
enhance mobility for both types of carriers. Hence, this allows to modify indi-
vidual transistors with strain layers in order to enhance mobilities for electrons
and holes, simultaneously. Thus it has become quite popular with the semicon-
ductor industry, as strain can be induced by a process step which is much easier
to incorporate into the CMOS fabrication with negligible additional costs. Local
strain can be applied by stressed overlayers [48], embedded stressors [49] and
various other stress memorization techniques [50–52].
Researchers found that conventional process flows in CMOS technology, such
as metal gate deposition [53], doping implantations [54], shallow trench isola-
tions [55] or S/D engineering [49], can have significant impact on the strain in
the channel region and hence influence the transistor behavior. However, the
distribution of strain can be highly non-uniform and strongly depends on device
geometry and process parameters [53].
As device geometry, such as transistor channel length L, is scaled down to 100nm
and below, semiconductor industry was very interested in exploiting process-
induced channel strain effects in order to create especially uniaxial strain. This
can be done by the introduction of capping layers, e.g. usually of silicon nitride
(SiNx) grown using chemical vapor deposition techniques after the conventional
salicide formation. By changing the deposition parameters it is possible to tune
the nitride strain from compressive (-1.4 GPa) to tensile (+300 Mpa) [47]. As
discussed earlier, strain has different impact on electrons and holes. Therefore
both, compressive and tensile strain, are required for enhancing the performance
of CMOS transistors: tensile for nMOS and compressive for pMOS.
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Intel reported a simultaneous enhancement of electron and hole mobility via a
combination of process induced strain and selective epitaxy in 2004 [56]. This
process is used in Intel’s 90 nm technology node. A 75 nm SiNx layer results in
uniaxial tensile stress of 200-300 MPa in the channel and compressive strain of the
same amount in the out-of-plane direction (001).The achieved a 10% increase of
saturation current, Ids,sat for the n-MOSFET. To enhance hole mobility a selective
epitaxy step was introduced. After the formation of spacers the source/drain
regions of the substrate were recess etched and SiGe was selectively grown there
by heteroepitaxy. As mentioned before, this results in a compressive strain of
the SiGe. This strain is translated into the channel region, that lies between
the SiGe source/drain. A hole mobility enhancement of 50% was achieved and
furthermore this increase was maintained for high electric fields. However, in
general these process-induced strains are very sensitive to the device layout and
therefore care should be taken to ensure that the uniaxial stress components
along different directions add complementarily and do not cancel each other out.
A third way of introducing strain to devices is the mechanically induced strain.
Here the strain can be generated through simple bending of the wafer or by
bending a packaged substrate with the Si chip glued firmly onto its surface [57].
This provides an extremely cheap way, to engender strain. The substrate can
be bend concave or convex, generating compressive or tensile strain. However,
the amount of strain achieved is small (∼0.1%) compared to the other methods
mentioned (∼1%). Furthermore only one type of strain can be applied for the
whole chip, which obviously is a disadvantage for CMOS technology. In this work,
substrates with global strain were employed. The two relevant types of strain
considered for this work are biaxial and uniaxial strain, which are schematically
illustrated in Fig. 2.16.
For the biaxial strain, tension exists only along in-plane directions (x and y)
and is symmetric. In case of uniaxial strain, tension exists only in one in-plane
direction, whereas the other is equal to zero, as depicted in Fig. 2.16. For the
biaxial case the z-axis is truncated (εzz < 0), while the x- and y-axis are elongated
(εxx = εyy > 0) as a result of the strain. Generally, any type of strain can be
decomposed into a hydrostatic strain and two types of shear strain [58]. For
cubic semiconductors hydrostatic strain does not break crystal symmetry and
its only effect is the shift of energy levels. Therefore it has no effect on lifting
the band degeneracy, e.g. of the Si conduction band and is not important for
mobility enhancement. However, large amounts of hydrostatic strain can result
in strain relaxation and shifts in threshold voltages for MOSFETs due to an
altered bandgap. Regarding shear strains, one of the types is related to a change
of lengths along the three axes, while the other relates to the rotation of the
axes of an infinitesimal cube. Hence, the shear components of the strain are
responsible for sub-band splitting which affects the transport properties.
Biaxially strained silicon has been studied extensively over the last decade, in
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Figure 2.16: Illustration of a) biaxial tensile strain in the x-y plane and b) uniaxial
tensile strain along y-direction. The wireframe symbolizes the deformation of a cube
(colored) in c) and d) for the biaxial and uniaxial case, respectively.
order to improve electron mobility in particular [45,46,59]. The enhancement of
electron mobility is very promising as it occurs even at high electric fields, where
most logic devices operate. Hole mobility enhancement was also observed for
biaxially tensile strained silicon, but it vanishes at high electric fields [60,61]. In
order to improve CMOS technology it is evidently important to enhance mobility
for both types of carriers. Hole mobility enhancement, even at high electric fields,
has been observed for uniaxially compressively strained silicon [45,61]. However,
the uniaxial compressive strain does not have the same effect on electrons as it
has for holes; it does not enhance electron mobility.
2.4 Strain Effects on Band Structure of Silicon
In this section an overview of strain-effects on the band structure of silicon is
given and physical interpretation on the mechanisms of strain induced mobil-
ity enhancement is examined. A more detailed discussion will be given in the
experimental section of this thesis.
Carrier mobilities depend on the crystal orientation of the substrate as well as
the direction of the channel. Thus, it is natural that the mobilities can be further
enhanced by combining different substrate orientations and channel directions.
The most relevant substrate orientations for CMOS are (001) and (110), since
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electron mobility is highest on (100) and hole mobility is best on (110) substrates
with channel direction along 〈110〉 [62]. These anisotropy effects are especially
important for FinFETs, because of their vertical nature [63]. It will be shown in
this thesis that the application of strain as well as different channel orientations
are even more important for multi-gate devices as they feature different crystal
orientations within the channel. The following two sections will give an instruc-
tive overview on how strain affects the sub-band structure of the conduction and
valence band. It will be seen, that strain induced band splitting modifies carrier
transport in several ways. Essentially, two main reasons have been identified
for strained mobility enhancement: i) the reduction of the average conductivity
effective mass caused by carrier repopulation and/or band warping and ii) sup-
pression of intervalley scattering caused by sub-band splitting and a change in
density of states.
2.4.1 Effect of Biaxial and Uniaxial Strain on the Con-
duction Band
The band structure of (unstrained) silicon calculated using the sp3s∗d5 tight
binding model [64, 65] is shown in Fig. 2.17. It exhibits the well known six-
fold degeneracy of the ∆ conduction band minimum. The conduction band
minima are located along the 4-symmetry lines close to the X-points. This
can be described by the constant-energy ellipsoids along the [100], [010] and
[001] direction in reciprocal space, as illustrated in Fig. 2.17(b). The ellipsoids
can be expressed as effective masses of carriers, shown in Fig. 2.17(c), where a
longitudinal mass, ml = 0.92 ·m0, and a transversal mass, mt = 0.19 ·m0 describe
the electron mass due to crystal potential. Here, m0 is the free electron mass.
This anisotropy in the masses makes the transport in each valley anisotropic. In
general one can expect that the application of any type of strain will lift some of
the degeneracies in the conduction band.
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Figure 2.17: Band Structure of (unstrained) bulk silicon (a) with six constant-energy
surfaces around the conduction band minima near the X-point (b). The gray area in
(a) illustrates the band gap of Si.
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From symmetry arguments the application uniaxial strain along 〈100〉 will make
the [100] and [100] directions different from the remaining four equivalent ellip-
soids. Therefore one can expect the six equivalent conduction band minima in Si
will split into a doublet and a quadruplet state. Otherwise, uniaxial strain along
〈111〉 will affect all six minima in the same way. From this a shift in energy is
expected, but the degeneracy will remain unchanged. Though band edge posi-
tion and degeneracy of the conduction band might change, it is assumed that the
parabolic shape remains unaffected by strain. This means the effective mass of
the Si sub-bands generally does not change due to strain and a decreased effective
mass is mainly attributed to repopulation of sub-bands.
As the starting material used for this work was biaxially tensile strained SOI,
Fig. 2.18 shows how strain affects the constant energy surfaces at the conduction
band minimum.
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Figure 2.18: Constant energy ellipsoids with six-fold degeneracy of the conduction
band in k-space for a) unstrained Si. Biaxial tensile strain within the x-y plane the
bands split as in (b)into energetically lower ∆2 and higher ∆4 sub-bands. The dotted
line indicates the shift due to the hydrostatic strain component. The z-ellipsoids then
move closer together (c).
Calculations done with model-solid theory (MST) by Peterson [47] confirmed that
electron mobility in strained silicon is determined by split-off of the conduction
band into specific sub-bands. The six-fold degeneracy of the conduction band
minimum is lifted as a result of the biaxial tensile strain. According to the wave
nature of electrons in a confining potential, the sub-band with the larger out-of-
plane mass is lowered in energy. Thus, the two-fold states (∆2), perpendicular to
the strain direction, are lowered and the four-fold states (∆4) are lifted in energy
compared to the unstrained case. As mentioned before any type of strain contains
a hydrostatic component which shifts the bands uniformly up or down, but does
not change the degeneracy of the sub-bands. In Fig. 2.18(b) the dotted line
symbolizes this shift in energy. The split in energy of the ∆-sub-bands is much
higher than kT at room temperature, namely 160 mev (∼6 kT) for εuniax = 1%.
Because of this quite significant separation most electrons are confined to the
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lowest band, i.e. the two-fold sub-band. This change in the population of the
bands has two main effects on the electron mobility: i) the effective mass is
reduced, as the transport is dominated by the transverse effective mass mt =
0.19 ·m0 and ii) the intervalley phonon scattering is reduced, due to the further
splitting of the sub-bands [66]. For unstrained Si the effective electron mass is a
combination of mt and ml and therefore larger.
The application of uniaxial tensile strain along 〈110〉 is very similar to the biaxial
case shown in Fig. 2.18(a). The in-plane ellipsoids (x and y) feature a higher
mass projected along 〈110〉 compared to the out-of-plane ones. As a consequence
the ∆2 states will be energetically lowered and the ∆4 show a higher energy
compared to the unstrained case. However, the magnitude of the sub-band split
is only about half of the biaxial case, i.e. for εuniax = 1% the sub-bands will be
separated by around 80 meV (∼3 kT) [47].
Biaxial strain and uniaxial tensile strain along 〈110〉 are very similar. In both
cases the sub-bands split in energy is much higher than kT at room temperature,
∼6 kT for biaxial and ∼3 kT for the uniaxial case, respectively. Because of this
quite significant separation most electrons are confined to the lowest band, i.e.
the two-fold sub-band. As a result for both cases electron mobility is expected
to increase, but less mobility enhancement per percentage strain is expected for
the uniaxial case.
On the other hand, uniaxial strain in 〈100〉 direction will result in the formation
of three sub-bands, each two-fold degenerate, with a much closer energy splitting.
For tensile strain the ∆2001 sub-band is the lowest, followed by ∆2010 separated
by 35 meV (∼1.3 kT) for 1% strain [47]. This suggests that the electrons will
most likely be shared between these two sub-bands. Figure 2.19 illustrates the
sub-band split.
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Figure 2.19: Constant energy ellipsoids with six-fold degeneracy of the conduction
band in k-space for a) unstrained Si and b) 〈100〉 uniaxial tensile strain.
As can be seen, the sub-band parallel to the applied strain (x) shows the high-
est energy state, followed by the sub-bands perpendicular to the strain (y and
z). The sub-bands perpendicular to the strain direction are characterized by the
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transverse mass mt, while ∆2100 is characterized by ml. Hence, ∆2100 must be the
highest state. Furthermore, as the ∆2001 sub-bands show the smallest curvature
along the 〈100〉 strain direction, they must represent the lowest energy state. As
shown in Fig. 2.16 for the application of biaxial (in-plane) and tensile strain (x-
and/or y-direction) the direction perpendicular (z) is truncated due to the elas-
tic coupling of the silicon. Starting from a biaxially strained substrate, uniaxial
strain can be obtained by strain relaxation through patterning [54,67]. Depend-
ing on the structure length to width ratio strain across, (010), the width relaxes,
while it is maintained along, (100) the structure. For asymmetric structures, like
a NW, this relaxation has been theoretically modelled [67] and experimentally
verified [54]. Depending on the degree of relaxation across the width of the NW,
the ∆2010 sub-band can be slightly increased compared to the unstrained state,
when the relaxation is not 100%, see Fig. 2.19(b). For complete vertical strain
relaxation ∆2010 will presumably coincide with the unstrained state. Hence it is
proposed that in the case of uniaxial 〈100〉 tensile strain electron mobility will
increase as long as strain and channel direction coincide. However, when the
channel direction is perpendicular to 〈100〉 it is expected that electron mobil-
ity remains unchanged or even decreases, as the ∆2001 and ∆2010 sub-bands are
characterized by the much larger ml.
As mentioned earlier, electron mobility enhancement has been observed to be
maintained even at high electric fields [45, 61]. For low electric fields the men-
tioned reduction of intervalley phonon scattering and the reduced effective mass
dominate. At high electric fields the splitting of the sub-bands is increased, thus
increasing the density of electrons in the lowest sub-band.
Theoretical predictions by Fischetti [68] suggest that the maximum gain in elec-
tron mobility is limited. The strong confinement of carriers in inversion layers
lifts the six-fold degeneracy of conduction band minima, as does applied strain.
One might think one could gain even more mobility in transistors of strained ma-
terial. The major point is that due to the strong confinement of carriers in the
lowest two-fold sub-band, they are strongly influenced by the surface roughness
of the Si/SiO2 interface. It is assumed that electrons in the two-fold sub-band
screen the perturbing potential associated to the surface roughness more poorly
than the lowest state in the four-fold sub-bands. As a result the mobility at high
electric fields is most likely limited by an increased intravalley scattering (within
the two-fold sub-bands). This may cancel or even overcome the beneficial effect
of reduced intervalley scattering.
2.4.2 Effect of Biaxial and Uniaxial Strain on the Valence
Band
So far we discussed the application of biaxial and uniaxial strain and its effects
on the mobility of electrons. Next, the hole mobility will be considered by taking
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a closer look to the effect of strain on the valence band. Figure 2.20 illustrates
the valence band structure of (unstrained) silicon. It consists of three bands with
their maximum in energy at the Γ-point.
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Figure 2.20: (a) Valence band structure of bulk silicon calculated using the sp3s∗d5
tight binding model. (b) Enlarged view of the valence band near the Γ-point, showing
light hole (LH), heavy hole (HH) and spin-orbit (SO) decoupled sub-bands.
Considering spin-orbit (SO) interaction the three-fold degeneracy of the valence
band is lifted. This leaves two degenerate bands, called light hole (LH) and
heavy hole (HH) bands, and the split-off band. The split-off energy due to
the SO interaction is on the order of 44 meV relative to the top of the valence
band [64]. Due to the different curvature of the LH and HH bands different
effective masses for the holes arise. The effective hole mass for unstrained silicon
is a combination of both masses, mLH and mHH respectively.
Similarly to the case of electrons, sp3s∗d5 tight binding model was used to cal-
culate how the valence band is altered by the application of biaxial and uniaxial
strain. Any non-hydrostatically applied strain will split the degeneracy of the
LH- and HH-bands and maintain or expand the SO split-off. Peterson [47] reports
the largest splitting of the LH/HH degeneracy for biaxial tensile strain, uniax-
ial tensile strain along 〈100〉 and uniaxial compressive strain in 〈110〉 direction.
The optical phonon is the one with the lowest activation energy (61.3 meV) [69],
which is exceeded for biaxial tensile strains greater than 0.54%. To give an im-
pression of the energy shift Fig. 2.21 shows the altered LH-, HH- and SO-bands
for different types of strain.
From theory, a large split of the bands results in a significant decrease of inter-
band phonon scattering and is therefore expected to increase hole mobility. The
application of strain changes not only the position of the valence band edge, but
also the shape of the sub-bands. The change in curvature gives rise to a change of
effective mass and so the meaning light hole and heavy hole is basically lost. This
is in contrast to the conduction band, where the parabolicity of the unstrained
ellipsoids was unaffected by strain.
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Figure 2.21: Valence sub-bands and corresponding band edge shifts for (a+b) biaxial
tensile strain, (c+d) uniaxial tensile (100) strain and (e+f) uniaxial tensile (110)
strain. The (dashed) solid lines in the dispersion relation E(k) indicate the calculated
sub-band structure for the (un-)strained state.
Figure 2.21(a) shows a comparatively large split of the HH- and LH bands due to
biaxial tensile strain εbiax. For biaxial tensile strain hole mobility is theoretically
assumed to increase linearly with strain [70]. As for the conduction band, band
splitting reduces phonon scattering and band warping of the sub-bands slightly
decreases the effective hole mass. At strain values greater than 1.6% the mobility
enhancement is predicted its limit [70]. Then the upper sub-band is completely
filled with holes and intraband scattering dominates, analog to electrons in the
conduction band. Experimental studies of biaxial tensile strained MOSFETs
gave disperse results. For low amounts of strain mobility degradation was ob-
served [71]. Uchida et al. [45] did not observe an increase in hole mobility for
0.083% strain. However, for εbiax ∼ 0.8% and higher hole mobility improvement
by a factor of 1.2 was observed [71, 72]. In fact, large amounts of strain are
necessary in order to overcome the quantum-confined HH-LH splitting induced
by the gate electric field. It turns out that the direction of the latter is opposite
to the strain induced band splitting. Consequently, the gain in mobility vanishes
at high electric fields, mainly because the band splitting is not well maintained
and LH-HH split decreases. In Fig. 2.21(b) the shift of the sub-bands is calcu-
lated as a function of the biaxial strain. Here, negative (positive) values of ε
correspond to biaxial compressive (tensile) strain. Uniaxial tensile strain, shown
in Fig. 2.21(c), lifts the degeneracy of the HH- and LH sub-bands. However, the
split is fairly small compared to the other types of strain. The [100] in-plane
direction shows a dimpled dispersion relation for the LH sub-band. Perpendicu-
lar to that the effective mass is much larger. Hence, low mobility enhancement
can be expected for holes along 〈100〉 with (100) uniaxial tensile strain applied.
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For bulk-Si highest hole mobilities are reported for (110)/〈110〉. As seen before
in the previous case, the degeneracy of the HH/LH is lifted for 〈110〉 tensile
strain, Fig. 2.21(e). However, band splitting is still smaller than the lowest ac-
tivation energy of the optical phonon. Considering uniaxial compressive strain
along 〈110〉 direction (not shown) the LH/HH degeneracy is lifted. Significant
band warping occurs reducing the effective hole mass alongside with the reduced
interband scattering [69]. Interestingly, this increase in hole mobility has been
observed experimentally to persist at high electric fields [56, 73]. As one might
have guessed effective masses differ in directions parallel and perpendicular to
the uniaxial strain. For a direction perpendicular to the above considered stress
the effective mass is heavy hole-like resulting in a decreased mobility.
To sum up, in order to achieve a low effective mass for hole transport the fol-
lowing options have been reported in literature: biaxial tensile strain, uniaxial
tension in [100] with a parallel channel, uniaxial tension along [110] with carrier
transport perpendicular to the strain and uniaxial compression along [110] with
channel direction parallel to the strain. From the above considerations it can be
concluded that most tensile strains do not result in a reasonably high hole mo-
bility enhancement. As mentioned biaxial strain increases mobility as well, but
vanishes at high vertical electric fields [47]. Therefore, the most advantageous
type of strain for increased hole mobility is compressive strain.
Chapter 3
Fabrication and Characterization
of Ω-gated Si NW-Array
MOSFETs
3.1 Perspective
Recent studies have already demonstrated in principle high performance NW
MOSFETs of single NWs [74]. In this section experimental results on the fab-
ricated Si NW-array MOSFETs are presented. As mentioned in the previous
section devices were fabricated using a top-down approach on unstrained and bi-
axially tensile strained SOI substrates. Although nanowires are exciting building
blocks for electronic devices due to their quasi one-dimensional structure their
fabrication involves some issues that have to be overcome. The total current a
single nanowire can carry is on the order of a few µA. In order to increase the
drive current arrays with up to 1500 identical parallel nanowires were fabricated.
Generally, lithographically defined NWs tend to suffer from large size variations,
both in size as well as the sidewall roughness. Smooth surfaces and well defined
structure sizes are mandatory for a reliable device performance. The following
chapters will show the electrical properties of Ω-gated NW-MOSFETs featuring
low variability in inverse subthreshold swings and threshold voltage.
Furthermore the array structure enables for a direct measurement of the gate
capacitance. For NW like structures, such as Fin-FETs, tri-gate, Ω-gate or gate
all around MOSFETs only a small number of experimental studies investigated
carrier mobilities and the dependence on channel orientation [75–77]. This is
in part due to the difficulty of accurately measuring mobilities on NW devices
due to the sub fF capacitance of single NWs. Therefore, most authors measured
the channel resistance and used calculated values of the channel capacitance to
determine the mobilities. Only in recent years the first direct measurements of
electron and hole mobilities in NW-array devices have been reported [76, 77].
Forthcoming, electron and hole mobilities are investigated for 〈110〉- and 〈100〉
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channels fabricated on strained and unstrained SOI-substrates. The results are
discussed considering the mobility anisotropy of Si and the effect of strain on the
band structure of Si. Patterning the initial biaxially tensile strained silicon into
NWs leads to uniaxially tensile strained NWs via lateral strain relaxation [72].
3.2 Fabrication Process
1. Markers for electron beam-lithography (EBL)
The fabrication of NW-MOSFETs includes several steps that require good
alignment of the respective structures. This ensures high functionality and
reproducibility of the devices. Generally, alignment for EBL or conven-
tional optical lithography was done with metallic markers. However, dur-
ing fabrication of the NW-MOSFETs several thermal treatment steps are
needed and therefore metals are not suitable for markers. As an alternative
trenches were defined onto the (S)SOI substrate and etched with reactive
ion etching (RIE), as depicted in Fig. 3.3. For this one positive optical
lithography step was carried out, where a frame like structure is defined
as well as a marker layout for following EBL steps. After the lithography
the (S)SOI and the BOX were dry etched with a CHF3-plasma at 0
◦C .
Both layers were etched in order to avoid cycles of heating/cooling, as the
etching of the Si was usually done at -120 ◦C. In a second dry etching step
the silicon substrate was etched using a fast etching SF6O2-plasma, see
Fig. 3.3(a). Around 600 nm deep holes into the Si substrate have proven
to give sufficient contrast in EBL after the deposition of SiO2 and poly-Si
layers.
2. Definition of the NW-array and S/D pads
The Si NW-array with connected S/D pads was patterned using EBL and
dry etching. Following the EBL an O2 plasma was employed to remove
residuals of photoresist after the development and a subsequent SF6O2-
plasma in RIE at -120 ◦C transferred the structures into the (S)SOI sub-
strates, see Fig. 3.3(b). The number of NW within the array varied from
500 up to 1500. Figure 3.1 presents the NW-array structure after the dry
etching process.
3. Thinning and smoothing nanowires
Thermal oxidation was used to thin down the diameter of the NWs and
smoothen their sidewalls after RIE etching. For this a standard RCA-
cleaning removed all organic and metallic contaminants and a dry oxidation
of 4-8 nm of SiO2 partially consumed the Si of the NWs. Several cycles of
oxidation and HF-stripping can be used to thin down the NWs to the
desired diameter.
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Figure 3.1: Scanning electron micrograph of the NW-array after patterning and re-
moval of the remaining photoresist.
4. Gate stack formation
The gate stacks used in this work consisted of a conventional thermal SiO2
and a, typically 200 nm thick, n+-type poly-Si deposited by LPCVD at
580 ◦C, , see Fig. 3.3(c). The gate oxide with a thickness of 3.5 nm was
formed by dry oxidation at 800 ◦C. The dopants of the n+-type poly-Si
were activated by RTA at 950 ◦C for 1min in N2 atmosphere.
5. Gate stack definition
The gate stack was defined by EBL, again, , see Fig. 3.3(d). A negative
resist (HSQ) was used to precisely align the gate to the NWs. After de-
velopment the poly-Si was etched by an inductively coupled plasma (ICP)
source. For the selective etching of poly-Si a two-step HBr plasma was
used. In the first step only HBr was the process gas in order to remove the
native oxide on top of the poly-Si and partially etch the poly-Si. In the
second step molecular oxygen was added to the plasma in order to improve
the selectivity between the gate oxide and the poly-Si. Figure 3.2 shows
the structure after the dry etching process.
6. Source/Drain implantation
After the gate formation, implantation of the S/D areas was performed. For
n/p-type devices samples were implanted with As+ and BF2, respectively.
Energy and dose were adjusted such that the peak of the implanted ions
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Figure 3.2: Scanning electron micrograph after selective etching of the Poly-Si gate
with HBr. The inset shows that the square shape is maintained after dry etching.
was in the middle of the active (S)SOI layer and furthermore a crystalline
seed layer remained after the implantation. Activation of As and BF2 was
carried out by RTA at 950 ◦C for 30 sec and at 1000 ◦C for 5sec in N2
atmosphere, respectively.
7. Passivation layer and contact windows
Dopant activation was followed by deposition of a passivation layer of SiO2
using PECVD. This has been proven to effectively suppress leakage currents
from S/D side towards the gate. After the deposition optical lithography
and RIE with a CHF3-plasma were employed to open contact windows at
the three terminals of the devices.
8. Metallization and forming gas anneal
The metallization (Al) was formed by using a lift-off process. A negative
process of conventional optical lithography defined the metallization areas.
The metal lies on top of the mesa structure in order to avoid short cuts
between the metal and the poly-Si gate electrode, see Fig. 3.3(e). Before
deposition of 200 nm Al by electron-beam evaporation the native oxide was
removed by a 2% HF-strip for around 30 sec. To finalize, samples were
immersed in acetone and propanol to lift-off the redundant metal. In order
to lower the contact resistance between the Al and the doped Si an anneal
was carried out for 10 min at 420 ◦C in forming gas atmosphere (H2/N2).
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Figure 3.3: Main process flow for the fabrication of NW-array MOSFETs based on
SOI substrates. (a) Markers for EBL, (b) Mesa isolation and definition of the NW-
array with EBL, (c) gate stack formation, (d) gate stack definition via EBL and (e)
metallization after the deposition of a SiO2 passivation layer.
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3.3 Electrical Characterization
Devices with channel lengths of L=400 nm, L=800 nm and L=2µm containing
from 500 to 1500 parallel NWs aligned along the 〈110〉- and 〈100〉-directions were
defined by EBL. The scope of this work was to study physical mechanisms of
carrier transport in NW-array MOSFETs and thus only long-channel lengths are
reported. However, there is no foreseen major technological barrier to fabricate
very short channel lengths of a few nm with the proposed process.
The devices feature excellent I-V characteristics with off-currents as low as 10−14
A, ideal subthreshold swings of 60 mV/dec and Ion/Ioff ratios of 10
11 for n and
p-type transistors on both substrates. The on-current and transconductance of n-
type devices fabricated on strained SOI substrates are two times higher due to the
uniaxial tensile strain along the nanowires. Furthermore, current transport on
surfaces of different crystal orientation is employed to match on-currents of n- and
p-type devices within a CMOS circuits. For this, on-current and the mobility of
electrons and holes was investigated for channels aligned along 〈110〉- and 〈100〉.
NW-array p-MOSFETs aligned along the 〈110〉-direction showed ×1.4 larger
on-currents compared to devices aligned along the 〈100〉-direction. Whereas n-
MOSFETs aligned along 〈110〉 showed around 30% decreased on-currents. NW
p-MOSFETs aligned along a 〈110〉-direction display a 40% higher hole mobility
compared to devices along the 〈100〉-direction. Similarly, n-MOSFETs along
〈110〉 displayed an increased mobility than devices along 〈100〉. The mobility
enhancement for strained devices is discussed for channels along 〈110〉 and 〈100〉.
3.4 N- and p-type NW-Array MOSFETs on SOI
Figure 3.4 shows cross section-TEM images of the Ω-gated NWs fabricated. The
NWs feature uniform cross sections of 20×20 nm2 and have a pitch of 300 nm
(Fig. 3.4(a)). Figure 3.4(b) shows a close-up of a single NW with the 4 nm gate
oxide and the poly-Si Ω-gate.
Next, the electrical properties of the Ω-gated p- and n-type NW-array MOSFETs
are discussed with emphasis on the dependence of mobility, on-current, transcon-
ductance. Particulary the mobility is discussed for different crystal orientations
featured along the NW. The electrical characterization was carried out with a
semi-automatic probe system (SU¨SS PA 300) and a semiconductor parameter
analyzer (HP 4155B). Furthermore, low temperature of strained and unstrained
n-MOSFETs is investigated.
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Figure 3.4: (a) Cross section-TEM of a Ω-gated NW-array MOSFET with 4 nm SiO2
gate oxide and poly-Si gate. The NWs have a pitch of 300 nm. (b) Close-up of a single
NW of 20 nm width and height and Ω-shaped poly-Si gate.
3.4.1 I-V Characterization of n- and p-type NW-Array
MOSFETs
The first part of this section compares transport of n- and p-type NW-array
MOSFETs with channels aligned along 〈110〉. Transport properties are compared
to conventional planar transistors. Secondly, p- and n-MOSFETs with 〈110〉
and 〈100〉 channel orientations are compared among each other. The physical
mechanisms of carrier transport are discussed as a function of surface orientation
as well as channel direction. Furthermore, in section 4, the influence of strain on
the carrier transport is investigated for n-MOSFETs with channels along 〈110〉
and 〈100〉. Finally, in section 4.2.2 the effects of low-temperature behavior on
threshold voltage and transport of the fabricated n-MOSFETs is discussed.
Figures 3.5 and 3.6 show typical measured output and transfer characteristics
of NW-array p- and n-MOSFETs with 1000 parallel NWs and channels aligned
along 〈110〉-direction. The gate length of the devices is L = 400 nm and the
individual NWs have a width of W = 20 nm and a height of H = 20 nm with
a pitch of 300 nm. Both output characteristics are corrected for their respective
threshold voltage Vth and show nice saturation. In order to extract Vth numerous
methods exist [78,79]. For the analysis used in this work the ELR (extrapolation
in the linear region)-method was employed. For this the point of maximum
transconductance, gm,max and its corresponding Vg is obtained from the derivative
of the transfer characteristic. At this particular Vg, the slope of the Id−Vg curve
is highest (first derivative). After that, a linear extrapolation of the Id − Vg at
the point of gm,max is calculated. The gate-voltage axis intercept (i.e. Id = 0)
of the linear extrapolation and substraction of Vd/2 gives the value of Vth. As
expected, the n-MOSFETs shows a higher on-current for identical gate overdrive
due to the lower effective mass of electrons. The transfer curves in Fig. 3.6 feature
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off-currents as low as 10−14 A, which is the detection limit of the measurement
setup. Both devices exhibit ideal subthreshold swings of 60 mV/dec and Ion/Ioff
ratios higher than 1010. The ideal subthreshold behavior indicates high quality
of the gate oxide and a small interface state density between the channel and
the gate dielectric. It also indicates a very low variability of the NW dimensions
within one array. Almost ideal values of 60 mV/dec are achieved for n- and p-
type devices for all fabricated gate lengths. Figure 3.7 shows the on-current at
a gate overdrive of Vgt = |Vg − Vth|=1 V of n- and p-type devices with different
number of NWs in the channel. The on-current scales linearly with the number
of NWs intersecting the point of origin. This indicates that all NWs within an
array are functional.
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Figure 3.5: Output characteristics of 〈110〉 n- and p-MOSFETs with L = 400 nm
and 1000 NWs within the channel.
In Fig. 3.8 the transconductance, gm, for n- and p-type devices are shown. The
transconductance gm in a MOSFET describes the change of Id as a function of the
applied gate voltage and is therefore a measure of the gate control over the drive
current modulation. In weak inversion gm depends exponentially on the gate
voltage. In strong inversion gm tends to a constant value, when series resistance
and mobility degradation is neglected. The maximum transconductance gm,max
of gm,max = 1.54 mS for n-MOSFETs and gm,max = 0.91 mS for p-MOSFETs
is achieved for |Vds| = 270 mV. A strong degradation of gm is observed for n-
MOSFETs which is attributed to the higher resistance of the source-drain (S/D)
regions.
In order to investigate the robustness of the process and the variability of fabri-
cated devices, histograms of the subthreshold swing (S) as well as the threshold
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Figure 3.6: Transfer characteristics of n- and p-MOSFETs with L=400 nm and 1000
NWs within the channel.
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Figure 3.7: On-current as a function of number of parallel NWs within n- and p-
MOSFETs.
voltage distribution are shown in Fig. 3.9 and Fig. 3.10 for both types of transis-
tors. As can be seen S centers around values of S=64 mV/dec and S=63 mV/dec
for p- and n-type devices, respectively, showing low variations.
For n-MOSFETs, the average threshold voltage is around 〈Vth〉 = −0.2 V, whereas
for p-MOSFETs 〈Vth〉 = −0.99 V. Both distributions show low variations, indi-
cating that all NWs have uniform dimensions across the sample. Note that the
threshold voltage shift for n- and p-MOSFETs is due to the n+-poly-Si gate.
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Figure 3.8: Transconductance for n- and p-MOSFETs obtained at Vds = 270 mV.
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Figure 3.9: Histogram of the variation of the inverse subthreshold swing S for n- and
p-MOSFETs with 1000 NWs and L = 400 nm.
3.4.2 Mobility Measurements of n- and p-type NW-Array
MOSFETs
For a better understanding of carrier transport properties in NWs it is necessary
to determine the intrinsic mobility for electrons and holes accurately. In tradi-
tional planar MOSFETs current transport takes place along one crystal plane
and several studies investigated the anisotropy of mobility for planar MOSFETs
of different crystalline orientations [18, 21, 69]. In contrast, for nanowire-based
devices with three or more gates around the channel region, effects of sidewall
contribution on carrier mobility need to be considered. Some authors theoreti-
cally investigated these effects, by measuring channel resistance and calculated
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Figure 3.10: Histogram of the variation of threshold voltage Vth for n- and p-
MOSFETs with 1000 NWs and L = 400 nm.
values of the channel capacitance [74, 80–84]. However, for NW like structures,
such as Fin-FETs, tri-gate, Ω-gate or gate-all around FETs only a small number
of experimental studies investigated carrier mobilities [75–77]. This is in part
due to the difficulty of accurately measuring mobilities on NW devices due to
the sub fF capacitance of single NWs.
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Next, mobilities of electrons and holes for channels oriented along 〈110〉 were ex-
perimentally determined using the split capacitance-voltage (C-V) technique. For
this purpose, arrays using 500 to 1500 parallel NWs were fabricated as transport
channels to improve the total gate-channel capacitance Cgc. The gate length
of the MOSFETs is in the range between 400 nm and 2µm. These long gate
lengths are beneficial in two ways: i) they improve the total capacitance that
can be measured and ii) the accuracy of the extracted mobilities is increased
because the influence of drain-source series resistance reduced.
For the measurement a 100 mV excitation signal at a frequency of 500 kHz was
used. After eliminating parasitic capacitances the mobilities were extracted from
split C-V curve and the transfer characteristics using the equation:
µ =
L
W · Vd ·
Id(Vg)
Qi(Vg)
=
L2
Vd
· Id(Vg)
Vg∫
−∞
Cgc(Vg)dVg
(3.1)
where L/W is the channel length/width, Vd the drain voltage, Id the drain
current, Cgc the total gate capacitance and Qi the inversion charge density. Fig-
ures 3.11 and 3.12 show typical measured dual sweeps of the total gate capaci-
tance Cgc as a function of Vg for FETs with L=2µm.
For accurate determination of the inversion charge, the split C-V data was ob-
tained under dark conditions in order to avoid any additional photo generated
charges. The curves are nearly hysteresis free, see Fig. 3.11. This further ver-
ifies the high quality of the gate oxide. In the inset of Fig. 3.11 the on-state
capacitances at Vgt = −1 V of NW-array p-MOSFETs with different number of
NWs (from 500 to 1500 NWs) and a gate length of L = 2µm are displayed.
Cg,on increases linearly with the number of NWs due to the increasing total in-
verted surface area confirming the homogenous dimensions and functionality of
the NWs.
Field effective mobilities of electrons and holes in Ω-gated NW-array MOSFETs
with 〈110〉-direction were then determined employing Eq. 3.1. Figure 3.13 dis-
plays the extracted electron and hole mobilities. As a reference mobilities of Si
bulk transistors are shown for electrons on (110), (100) and holes on (100) crystal
planes.
In a multi-gate device current flows on crystal planes with different crystal orien-
tations. Hence, on (001) substrates square NW-MOSFETs with channel orienta-
tions along 〈110〉 are bound by a combination of two (110) and one (100) surfaces,
considering a tri-gate device. Figure 3.14 illustrates the structural dimensions,
where the top surface remains (001), whereas the two side wall contributions
are (110) planes. Assuming that the 〈110〉/(110) NW transistors operate in sur-
face inversion at high Ninv one would expect the effective electron mobility to lie
somewhat between the (110) and (100) Si bulk mobilities.
3. Fabrication and Characterization of Ω-gated Si NW-Array MOSFETs 53
C
   
 (p
F)
gc
V  (V)g
C
   
 (p
F)
g,
on
<110> channel
# NWs = 1000
L = 2µm
number of NWs
.
.
.
.
.
-2.0 -1.5 -1.0 -0.5 0 0.5
0.20
0.16
0.12
0.08
0.04
Figure 3.11: Dual sweep C-V curve of a p-MOSFET measured by split C-V on a L =
2µm device with 1000 NWs. The inset displays the on-state capacitance as function
of the number of NWs in the channel. The on-state was defined as Vgt = Vth − 1 V.
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Figure 3.12: Dual sweep C-V curve of a n-MOSFET measured by split C-V on a
L = 2µm device with 1000 NWs.
It is observed in Fig. 3.13 that the electron mobility approaches the (100) uni-
versal curve for low inversion carrier densities Ninv on bulk Si. However, for
Ninv > 4 × 1012 cm−2 obvious degradation from the (100) curve is observed and
electron mobility tends towards the lower (110) curve. The strong degradation
can be understood if the (110) side wall contribution is considered. Although the
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Figure 3.13: Extracted electron and hole mobilities for NW-array MOSFETs with
channel orientation along 〈110〉. As a reference Si bulk mobilities are shown for elec-
trons on (110) and (100) crystal planes and holes on (100) [76].
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Figure 3.14: Structural schematics of 〈110〉 oriented nanowires on (001) SOI sub-
strates. The top surface is (001) while the sidewalls are (110).
top surface is a (100)plane, which exhibits the highest electron mobility, the side
walls are (110) and thus the current transport involves two 〈110〉/(110) channels.
According to Fig. 2.4 electron mobility of (110) side walls is considerably lower
than on (100). This change in mobility has its origin in the modulation of the
sub-band structure of the conduction band in each crystal plane. Due to electrical
confinement caused by the gate electric field in inversion the six-fold degeneracy
of the conduction band is split into two- and four-fold (∆2 and ∆4) valleys.
For an effective electric field of 1 MeV/cm the splitting of the two ground most
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valleys is approximately 95 meV [68]. For (100) surfaces the energy level of the
∆2-valleys becomes lower than that of the ∆4. This means that electrons in the
out-of-plane ∆2-valleys have a lower effective mass (meff = mt = 0.19 ·me) paral-
lel to the Si/SiO2-interface and a higher effective mass (meff = ml = 0.916 ·me)
perpendicular to the interface. The low effective mass leads to a higher mobility,
whereas the higher effective mass in turn means that their density of states is
higher resulting in a higher inversion layer capacitance Cinv [85]. From that it is
clear that ∆2-valleys are an optimum electronic system in terms of improvement
of mobility and on-current enhancement. Due to the fairly high energy split of
95 meV mostly the isolated ∆2-valleys contribute to carrier transport [68]. Pos-
sible ways to increase the splitting of the two-fold and four-fold valleys include
the utilization of ultra-thin SOI [44–46] and the application of (tensile) strain,
which will be discussed later in this chapter. The side walls of the NWs are
(110) crystal planes, where the lowest sub-band (∆4) has a high electron mass
contributing to the current transport in 〈110〉-direction. Therefore a lowered
mobility is expected. But more physical mechanisms additionally contribute to
the degradation of mobility on (110) crystal planes compared to (100). The gate
capacitance is degraded, because of the reduction of Cinv, associated with the low
effective masses of the out-of-plane ∆2-valleys. At the same time, the interface
trap density, Dit, of 〈110〉 oriented NWs was found to be increased compared
〈100〉 aligned NWs [86]. A higher Dit value causes a degradation of mobility
due to increased scattering of carriers and hence the electron mobility of (110)
side walls is lower compared to (100). Finally, the TEM cross-section of NWs
in Fig. 3.4 revealed that the side walls deviate from (110) crystal planes. This
is attributed to different oxidation rates on (100) and (110) surfaces during the
thermal oxidation when smoothening the NWs and the formation of the gate
stack. In conclusion the gate oxide thickness varies and accordingly the surface
electron field as well as Ninv are different on (100) and (110) surfaces at a certain
gate voltage. This deviation in shape can be avoided by annealing the NWs
in a hydrogen atmosphere as well as the use of high-k materials [22]. However,
the use of these technologies implicates other difficulties, like agglomeration and
fragmentation of the NWs for the H2-annealing, and increased Coulomb scatter-
ing for the use of high-k materials. Thermal oxidation of NWs can furthermore
result in an accumulation of large amounts of strain in the channel and thus
influence carrier mobility [39]. It was found that wet oxidation at temperatures
T ≥ 950 ◦C is the main stressor for this case. As mentioned previously in sec-
tion 3.2 a low temperature dry oxidation was used in this work to form the gate
stack.
The extracted hole mobilities of p-MOSFETs with channels along 〈110〉 are com-
parable to those of the lower mobility in planar Si inversion layer, i.e. (100) for
holes. The comparison is shown in Fig. 3.20. This is very similar to what was
observed for n-MOSFETs. A possible explanation for that can be the imperfect
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(110) side walls, as seen in Fig. 3.4, which might therefore not feature the high-
est possible hole mobilities. Furthermore it has to be noted, that the measured
mobilities are averaged mobility values over the three inverted surfaces. Similar
behavior was observed in the study by Gunawan et al. [76]. They concluded, that
carriers tend towards the lower mobility surface potential when two competing
crystal planes are presented to the carriers.
3.5 NW-Array p-MOSFETs with Channel Ori-
entations along 〈110〉 and 〈100〉
Improved on-currents can be achieved simply by scaling the device to shorter
gate lengths, by introducing local stressors to enhance carrier mobility or by
optimizing the channel orientation of the transistor. Current flow on surfaces
with different crystal orientation in multi-gate MOSFETs allows to take advan-
tage of the mobility anisotropy in silicon by proper choice of channel orientation.
Therefore, in this section, NW-array p-MOSFETs with channels along 〈110〉- and
〈100〉-direction are investigated. The structural schematics of 〈110〉 and 〈100〉
nanowires on (001) SOI substrates are shown in Fig. 3.15. In contrast to 〈110〉,
〈110〉/(001) NWs feature three surfaces of identical crystal orientation, i.e {001}.
3.5.1 I-V Characterization
Figure 3.16 shows measured output and transfer characteristics of p-MOSFETs
with 1000 parallel NWs and channels aligned along 〈110〉- and
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Figure 3.15: Structural schematics of 〈110〉 and 〈100〉 oriented nanowires on (001)
SOI substrates.
〈100〉-direction, respectively. The gate length of the devices is L=400 nm and
the individual NWs have a width of W=20 nm and a height of H=20 nm. Out-
put characteristics of the devices show perfect saturation for both channel ori-
entations. The device aligned along 〈110〉-direction features a ×1.4 larger on-
current of Ion=-4.57 mA compared to the device aligned along 〈100〉-direction
with an on-current of Ion=-3.01 mA at the same gate-overdrive of Vgt=-1.06 V
(Fig. 3.16(a)). The off-state behavior of the devices shows very low off-currents
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of Ioff = 10
−14 A. No difference in off-state current was observed when compar-
ing both channel orientations. Furthermore, close to ideal inverse subthreshold
swings of S=63 mV/dec at room temperature and high Ion/Ioff ratio of 10
11 were
obtained.
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Figure 3.16: Output (a) and transfer (b) characteristics for Ω-gated NW-array
pMOSFET along 〈100〉/(001) (dashed) and 〈110〉/(001) (solid) channel directions. The
transfer characteristics shows the curves for small and large Vd (Vd= -0.27 V and Vd=
-1.77 V). The inset shows a plot of the on-current of devices with different number of
NWs against the number of NWs.
In the inset of Fig. 3.16(b) the on-current at a gate overdrive of Vgt = | Vg-
Vth|=1 V of NW-array MOSFETs with different number of NWs is plotted
against the number of NWs in the channel. The on-current scales linearly with
the number of NWs intersecting the point of origin. This indicates that all
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NWs within an array are functional and that the devices have a low S/D resis-
tance. The S/D resistance was determined from the output characteristics to be
RS/D = 200 Ω by plotting the total resistance as a function of gate length for
different gate overdrives.
The statistical significance of the higher on-currents for NW-array MOSFETs
aligned along 〈110〉 is further shown in Fig. 3.17. Averaged over a large number
of devices, on-currents of devices of different gate length (L=400 nm and L=2µm)
are plotted for each channel orientation at a gate overdrive of 1 V.
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Figure 3.17: Average on-current of NW- array MOSFETs with channel length of
L = 2µm (square) and L = 400 nm (triangular) for channels aligned along 〈110〉- and
〈100〉-directions.
For both channel lengths of (L=400 nm and L=2µm), devices aligned along a
〈110〉-direction show a increased on-current by a factor of 1.4. Furthermore, an
increase of Ion for shorter gate lengths L is observed, which is expected from
MOSFET scaling theory. As L shrinks by 80%, Ion increases by a factor of
2.5. Similar improvements are measured for the transconductances of NW-array
FETs with 〈110〉-channel orientation, where gm rises by a factor of ×1.3.
In Figure 3.18 maximum transconductance at Vgt = −1 V averaged over a large
number of devices for each channel length and orientation is plotted against
drain voltage Vd. At Vgt = −1 V the devices operate in the strong inversion
regime, where gm is supposed to approach a constant value, neglecting series
resistance and mobility degradation at high vertical electric fields. For small Vd
the transconductance shows linear dependence, similar to an output character-
istic. At high Vd the drain current Id saturates and consequently gm becomes
independent from Vd.
The drain induced barrier lowering (DIBL) parameter σ was determined by mea-
suring the threshold voltage Vth-shift with increasing drain bias Vd. Figure 3.19
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Figure 3.18: Maximum transconductance plotted as a function of drain voltage for
NW- array p-MOSFETs with L = 2µm and L = 400 nm for 〈110〉- and 〈100〉 channel
orientations.
shows the threshold voltage shift ∆ Vth as a function of drain voltage Vd for
NW-array MOSFETs aligned along the 〈110〉-direction and channel lengths of
L=2µm and L=400 nm. For rather long channel devices investigated in this work
the DIBL effect is expected to be very small. Additionally excellent electrostatic
control of the Ω-gate further improves the immunity to short-channel effects like
DIBL. As a result, both devices show negligible DIBL (σ < −2 mV/V). These
values show much improved behavior than single-gate devices of similar dimen-
sions, where σ ∼ −40 mV/V was obtained [87].
The histograms of inverse subthreshold swing and the threshold voltage dis-
tributions for devices with 1000 NWs and L=400 nm variability of fabricated
p-MOSFETs are shown in Fig. 3.9 and 3.10, respectively. Both distributions
show small variations, indicating that all NWs have uniform dimensions across
the sample. The shift of threshold voltage of Vth=-1 V is due to the n
+-poly-Si
gate.
3.5.2 Hole Mobilities of NW-Array p-MOSFETs with 〈110〉
and 〈100〉 channels
Field effective hole mobilities in Ω-gated NW-array p-MOSFETs with 〈110〉- and
〈100〉-direction were experimentally determined using the split C-V technique
and employing Eq. 3.1. Figure 3.20 displays the measured hole mobilities for the
investigated channel directions together with the universal hole mobility curve
for (100) bulk-Si. Hole mobility in NW-array MOSFETs aligned along the 〈110〉-
direction is ≈ 1.4 times larger at low as well as at high vertical electrical fields
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Figure 3.19: Extraction of the DIBL parameter σ for NW-array MOSFETs with 1000
NWs from a plot of the threshold voltage shift ∆Vth as a function of drain voltage.
than in devices aligned along the 〈100〉-direction. This is in good agreement with
the observed differences in on-current and transconductance for both channel
orientations.
universal hole mobility
Figure 3.20: Hole mobility in Ω-gated NW-array MOSFETs as function of the in-
version carrier density Ninv for 〈110〉 and 〈100〉 channel orientation. As a reference
the universal hole mobility for (001) bulk-Si is shown.
The observed decrease in mobility for 〈100〉-oriented p-MOSFETs can be ex-
plained by the contribution of the respective crystal surfaces, shown in Fig. 3.15.
In 〈100〉/(001) NWs the top surface and the side walls are (100)-oriented and as
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a result all three channels are 〈100〉/(001). From bulk-Si mobilities, displayed in
Fig. 2.4, one can see that (001) surfaces feature the lowest hole mobility, whereas
(110)-surfaces show around 40% increased values. To understand this mobility
anisotropy the quantization of carrier motion normal to the Si/SiO2-interface
due to the strong electric field has to be considered. A surface potential induced
band bending of the valence band confines the holes to a very narrow surface
quantum well. Assumed that the width of this quantum well is comparable to
the de Broglie wavelength, the wave vector normal to the Si/SiO2-interface is
no longer continuous, but has discrete values. The valence bands, composed
of the degenerated highly anisotropic heavy-hole (HH) and relatively isotropic
light-hole (LH) bands are split as a result of the quantization. Holes repopulate
between HH and LH bands because of the band deformation. The discrete en-
ergy levels are functions of the respective effective mass of the band along the
confinement direction. Thus, for sub-bands with different effective masses, dif-
ferent energy levels are obtained. The HH band exhibits its heaviest mass along
〈110〉 direction with m∗HH,〈110〉 = 0.61 ·m0, while the LH band is fairly isotropic
with m∗LH = 0.15 ·m0 [58]. The split-off band lies approximately 44 meV below
the HH and LH bands having a maximum at the Γ-point. For (001) surfaces
the out-of-plane masses of the HH and LH bands are fairly close to each other,
with m∗HH = 0.29 · m0 and m∗LH = 0.20 · m0, respectively. Hence, in high in-
version mode of the devices the energy splitting of the lowest sub-bands of the
two ground most valleys is around 20 meV [58]. As a consequence both, HH and
LH, bands contribute to carrier transport and overall mobility is lower compared
to (110). Still the measured hole mobility values for 〈110〉-channel direction are
significantly lower than the universal values for bulk Si. This can be due to
different reasons: (i) The measured hole mobilities on the NW-array MOSFETs
are averaged mobility values over the three inverted surfaces; (ii) for the 〈110〉-
aligned devices the sidewalls are not perfect (110)-planes (Fig. 3.4) and might
therefore feature not the highest possible hole mobilities.
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In order to study the obtained mobility characteristics in more detail, the ratio
of hole mobility for both channel orientations, µ
〈110〉
h /µ
〈100〉
h is plotted in Fig. 3.21.
It is observed that the ratio increases for Ninv > 4 × 1012 cm−2. The mobility
for both channel orientations generally decays with increasing inversion carrier
density, as shown in Fig. 3.20. Therefore, it is concluded that the decrease of
µ
〈110〉
h is slower compared to µ
〈100〉
h . This effect is dedicated to a smoother Si/SiO2-
interface on (110) surfaces [88] as well as lower effective electric fields on (110)
compared to {100} [89]. Both effects are expected to reduce scattering originating
from surface roughness, due to the linear dependence of the scattering rate to
the effective electric field [89]. Surface roughness scattering is most dominant at
high gate electric fields or, correspondingly at high values of Ninv.
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Figure 3.21: The ratio of µh of channels along 〈110〉 against µh along 〈100〉 as a
function of Ninv.
To summarize this section Fig. 3.22 shows the mobility at Ninv = 4× 1012 cm−2
and the on-current at Vgt = 1 V for NW array p-MOSFETs aligned along 〈110〉
and 〈100〉. The enhancement factor of 1.4 for Ion agrees well with the mobility
when switching from 〈100〉 to 〈110〉.
It is concluded that the mobility enhancement is caused by the different effective
masses of the occupied sub-bands of the participating surfaces of the aligned
nanowires. For (001) surfaces both sub-bands (LH, HH) contribute to the carrier
transport and therefore overall mobility is lower compared to (110).
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Figure 3.22: Inversion layer mobility at Ninv = 4 × 1012 cm−2 for NW array p-
MOSFETs aligned along 〈110〉 and 〈100〉.
3.6 NW-Array n-MOSFETs with 〈110〉 and 〈100〉
Channel Orientations
3.6.1 I-V Characterization
After comparing electron and hole transport in 〈110〉 NW devices, now electron
mobilities are investigated for 〈110〉 and 〈100〉 channel orientations. Figure 3.23
show typical measured output and transfer characteristics of devices with 1000
NWs with a respective width of W = 20 nm and a height of H = 20 nm.
Both types of devices show nice saturation and the on-current improvement is
approximately 30% for the 〈100〉 aligned channels. No degradation in off-state
behavior is observed when changing the channel direction as off-currents are
on the order of 10−14 A, for devices along both directions. Owing to the Ω-
gate structure inverse subthreshold swings reach close to ideal values of S =
60 mV/dec for 〈110〉 and 〈100〉 channels, respectively.
For statistical analysis the variation of inverse subthreshold swing (S) and thresh-
old voltage (Vth) are shown in Fig. 3.24.
The variation of S shows excellent behavior where 80% of the devices feature a
slope of S=61 mV/dec or better. Figure 3.24 shows are rather broad distribution
of the threshold voltage. The average value was calculated to be Vth = −0.2 V.
Generally, for NW-MOSFETs the variation of Vth is anticipated to be rather
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Figure 3.23: Output and transfer characteristics of n-MOSFETs aligned along 〈110〉
(red) and 〈100〉 (black).
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Figure 3.24: Histograms of inverse subthreshold swing, S, and threshold voltage, Vth,
of n-MOSFETs with 〈100〉 channels.
broad due to the variability of the NWs themselves. Furthermore, the diffusion
of dopants along the NW after the thermal dopant activation is expected to vary
for each single NW within the array. The diffusion of dopants in NWs will be
investigated in more detail in chapter 6.
3.6.2 Electron Mobilities of NW-Array n-MOSFETs with
〈110〉 and 〈100〉 Channels
As shown in Fig. 3.25, field effective electron mobility in Ω-gated NW-array n-
MOSFETs along 〈100〉 is improved compared to 〈110〉. This is in good agreement
with the observed differences in on-current for both channel orientations. Again,
mobilities were experimentally determined using split C-V technique and em-
ploying Eq. 3.1. Devices of different gate length were investigated, in order to
remove parasitic capacitances.
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Figure 3.25: Mobilities for electrons with 〈110〉 and 〈100〉 channel orientations.
In order to investigate the physical mechanisms, the carrier mobility is discussed
as a function of surface orientation as well as channel direction. As mentioned
before, in 〈100〉/(001) NWs the top surface and the side walls are (001)-oriented
and as a result all three channels are 〈100〉/(001). On the other hand 〈110〉/(110)
nanowires feature a 〈110〉/(001) top surface and two 〈110〉/(110) sidewalls.
As discussed earlier in this chapter for (001) surfaces the energy level of the
∆2-valleys becomes lower than that of the ∆4. Electrons in the out-of-plane ∆2-
valleys exhibit lower effective mass (meff = mt = 0.19·me) parallel to the Si/SiO2-
interface and a higher effective mass (meff = ml = 0.916·me) perpendicular to the
interface, see Fig. 3.26. The low effective mass leads to a higher mobility, whereas
the higher effective mass in turn means a higher inversion layer capacitance
Cinv [85]. For an effective vertical electric field of 1 MeV/cm the splitting between
the ground sub-bands of the ∆2 and ∆4-valleys is 121 meV [58]. Hence, around
80% of electrons occupy the ∆2-valleys, which dominate carrier transport on
(001) surfaces. In contrast, for (110) surfaces the out-of plane mass for the two-
fold valleys is meff = mt = 0.19 ·me and for ∆4 is meff = 0.315 ·me. Hence, the
sub-band energy increase of the ∆2 due to the electrical confinement is larger
than in the ∆4-valleys and the occupancy of the ∆4-valleys is higher. For (100)
surfaces the mass responsible for current transport, meff = m∆2 = 0.19 ·me, is
lower than on (110) surfaces with meff = m∆4 = 0.315 · me. This results in a
generally lower electron mobility for channels along 〈110〉 compared to 〈100〉.
Several authors investigated electron mobilities of planar n-type devices on (110)
and (100) surfaces [90–92]. It is reported that µ on (110) is about half of that
of (001) surfaces. For NW devices aligned along 〈110〉 the top surface is (001)
while the sidewalls are (110), as seen in Fig. 3.15. Therefore, one would expect a
33% increased average mobility for NW-array n-MOSFETs aligned along 〈110〉
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Figure 3.26: Energy levels in a) (110) Si and b) (001) Si. For (110) Si there are
two-fold sub-bands (red) and four-fold sub-bands (black and green).
compared to 〈100〉-orientation. Experimentally a 45% increase is observed which
is still in good agreement with what could be expected. As stated earlier, the
sidewalls deviate from perfect (110) surfaces and hence not the highest mobility
can be achieved.
For further analysis of the observed mobility behavior, the ratio of electron mo-
bility for both channel orientations, µ
〈100〉
e /µ
〈110〉
e is plotted in Fig. 3.27.
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Figure 3.27: The ratio of µe for channels along 〈100〉 against µe along 〈110〉 as a
function of Ninv.
The plot shows a mobility improvement of around 45% at Ninv = 2.5×1012 cm−2,
which marginally decreases with increasing Ninv. Furthermore, two facts can be
seen from Fig. 3.27, first the improvement of 45% is noticeably higher than the
expected of 33%. Second, the mobility improvement is not degraded at high
electric fields, but remains in principal constant. The higher improvement is
explained by looking at Fig. 3.13. For 〈110〉 oriented NW n-type devices, as
described earlier, the mobility tends towards the lower (110) electron mobility
due to the (110) sidewalls of the NWs. For 〈100〉-oriented NWs this was not
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observed, as all NW surfaces are {100}. Therefore, a higher ratio of µe,100/µe,110
is obtained. The constant improvement at low as well as high electric fields and
correspondingly Ninv indicates that the split between the ∆2- and ∆4 sub-bands
is such that ∆2 are preferentially occupied. A further splitting due to increased
electric field does not change the occupancy of the ∆2-sub-bands and µe,100/µe,110
is not degraded.
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Figure 3.28: Inversion layer mobility at Ninv = 4 × 1012 cm−2 for NW array n-
MOSFETs aligned along 〈110〉 and 〈100〉.
To summarize this section mobilities and on-currents of NW-array n-MOSFETs
aligned along 〈110〉 and 〈100〉 are shown in Fig. 3.28. It was found that elec-
tron mobility in 〈100〉/(100) NWs is around 45% higher than in 〈110〉/(100)
directed NWs originating from the (110) sidewall contribution from the latter.
The on-current of devices along both directions follow the behavior of the mo-
bility. Hence, the improvement in on-current can mainly be attributed to the
change in effective mass due to the repopulation of electrons in the respective
valleys within the conduction band.
As an overview Fig. 3.29 shows the mobility at Ninv = 4 × 1012 cm−2 and the
on-current at a gate overdrive Vgt=1 V for NW array n- and p-MOSFETs aligned
along 〈110〉 and 〈100〉. For n-MOSFETs 〈100〉-channels show improved average
mobility as well as on-currents compared to 〈110〉. On the other hand, for p-
MOSFETs channels along 〈110〉 show improved mobility and on-currents.
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Figure 3.29: Inversion layer mobility at Ninv = 4 × 1012 cm−2 for NW array p-
MOSFETs aligned along 〈110〉 and 〈100〉.
3.7 Summary
• Fabrication and Characterization of n- and p-type Si NW-Array
MOSFETs
A process for NW-array MOSFETs has been successfully established on
SOI substrates using a top-down approach. NW-arrays consisted of up to
1500 parallel NWs and featured cross sections of 20×20 nm2. Complemen-
tary MOSFETs featured Ω-shaped gates and gate lengths between 400 nm
and 2µm. A thermal SiO2 of 3.5 nm served as the gate dielectric. The
devices showed excellent electrostatic behavior with inverse subthreshold
swings of 60 mV/dec and 61 mV/dec for n- and p-MOSFETs, respectively.
High Ion/Ioff ratios greater than 10
11 were obtained for both types of devices,
which is evidence for the superior electrostatic behavior of the multi-gate
structure. The robustness of the fabrication process was investigated by
studying the variability of inverse subthreshold swings and threshold volt-
ages. Very low variations of S demonstrated the excellent electrostatics of
the device architecture. Whereas Vth underlies broader variations. It was
anticipated that NW-MOSFETs show a rather broad distribution of Vth
due to the variability of the NWs themselves. Furthermore, the diffusion
of dopants along the NW after the thermal dopant activation is expected
to vary for each single NW within the array. Electron and hole mobilities
were experimentally determined via split C-V measurements.
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• I-V and mobility characteristics of NWs with 〈110〉 and 〈100〉 chan-
nels have been studied and physically analyzed
The devices feature excellent I-V characteristics for n- and p-type transis-
tors: off-currents as low as 10−14 A, ideal subthreshold swings of 60 mV/dec
and maximum Ion/Ioff ratios of 10
11 are observed. NW-array p-MOSFETs
along 〈110〉 showed ×1.4 larger on-currents and ×1.3 higher transconduc-
tances compared to devices along the 〈100〉 direction. This improvement
ascribed to the 40% higher hole mobility measured for p-MOSFETs along
〈110〉 compared to 〈100〉 devices. The mobility gain for p-MOSFETs along
〈110〉 increases with inversion carrier density Ninv. N-MOSFETs along
〈100〉 showed ×1.3 improved on-currents and 45% increased electron mobil-
ity compared to 〈110〉. These enhancements are ascribed to the anisotropy
of electron mobility and to repopulation of conduction ∆2 and ∆4 sub-
bands along the Si NW. The mobility gain for n-MOSFETs along 〈100〉
saturates with increasing inversion carrier density Ninv as a further increase
of the gate voltage does not change the occupancy of the ∆2 sub-bands.
No degradation in off-currents was observed when changing channel orien-
tations.
3. Fabrication and Characterization of Ω-gated Si NW-Array MOSFETs 70
Chapter 4
Strained Si NW-Array
MOSFETs
The previous chapter dealt with the inversion layer mobility characteristics of
electrons and holes in NW-array MOSFETs with a systematic comparison of
channel-directions and surface orientations. As a guiding principle for holes
〈110〉-channels showed highest mobility and on-currents, whereas for electrons
the same is true for 〈100〉-channels. The lower electron mobility on (110) surfaces
in the 〈110〉- direction can be improved via strain engineering.
For this section Si NW-array MOSFETs were fabricated on (001) biaxially ten-
sile strained SOI (SSOI) with a strain of biax = 0.8%, corresponding to a stress
of 1.3 GPa, as measured by He+-ion channelling angular scans and Raman spec-
troscopy. The SSOI had an initial thickness of 25 nm on top of 145 nm BOX.
The fabrication process and device geometry follows that of the SOI devices,
presented in the previous chapter.
4.1 From Biaxial to Uniaxial Strain
In order to understand the impact of strain on the nanowire’s transport proper-
ties the type of strain has to be identified. Unpatterned layers of biaxial SSOI are
robust to relaxation even when the thickness of the strained Si exceeds its critical
thickness. However, patterned structures of SSOI are susceptible to strain relax-
ation [93]. This relaxation process is sensitive to the dimension of the structure
as well as the process conditions. This can be employed in NW devices to trans-
fer biaxial tensile strain into uniaxial tensile strain along the nanowire by strain
relaxation across the NW, while maintaining the strain along the NWs [67].
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4.2 Uniaxially Strained NW-Array n-MOSFETs
In an earlier study it was shown that on-current and transconductance of single
NW n-MOSFETs are 2.5 and 2.1 times larger, respectively, for uniaxial tensile
strain along 〈110〉-oriented NWs. Furthermore, the electron mobility was found
to increase by a factor of 2.3 [67]. In this chapter electrical characteristics of uni-
axially tensile strained NW-array MOSFETs with channels aligned along 〈110〉
and 〈100〉 are compared. Furthermore their results are put in perspective to the
fabricated unstrained devices from room temperature down to 4 K.
4.2.1 I-V Characterization
Figure 4.1 shows typical measured output and transfer characteristics of uniaxial
tensile strained n-MOSFETs along the mentioned channel orientations. Tran-
sistors along both directions exhibit nice saturation, where currents of 〈100〉-
channels are by a factor 1.2 higher than the ones in 〈110〉-direction. Though
the enhancement is less, the observed behavior is very similar compared to the
unstrained devices. Furthermore, the measured currents exceeded the values of
the unstrained devices for both channel orientations. Hence, it can be expected
that uniaxial tensile strain improves for NW array n-MOSFETs along 〈110〉 as
well as for 〈100〉.
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Figure 4.1: Output and transfer characteristic of uniaxial tensile strained NW-array
n-MOSFETs with 〈110〉 and 〈100〉 channels.
The transfer characteristics exhibit very good inverse subthreshold swings of
S=60 mV/dec for 〈100〉 and 〈110〉, respectively. No degradation in off-state be-
havior is observed when changing the channel direction. The maximal Ion/Ioff
ratio is higher than 1011 for both. For statistical analysis histograms of the inverse
subthreshold swing, S, and the threshold voltage, Vth are shown in Fig. 4.2. The
observed variations for S show much improved behavior compared to unstrained
devices in two aspects. An average inverse subthreshold swing of S=60 mV/dec
was achieved for both channel orientations, whereas for unstrained devices the
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average slope were S=62 mV/dec, see Fig. 3.24. Likewise, the variation of the
distribution became much narrower with 90% of the devices featuring ideal S.
This is attributed to an improved Si/SiO2-interface due to the strain.
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Figure 4.2: Histograms of (a) inverse subthreshold swing S and (b) threshold voltage
of uniaxial tensile strained NW-array n-MOSFETs with 〈100〉 channels.
The average threshold voltage for both channel orientations is around 〈Vth〉 =-
0.1 V. Similarly, the variation of Vth is improved compared to unstrained devices,
which can also be attributed to the improved Si/SiO2-interface due to the strain.
No shift in threshold voltage was observed for the studied strained channel di-
rections.
By taking a closer look at the absolute values of threshold voltage for both,
strained and unstrained devices it becomes apparent that strain alters Vth. This
Vth shift is defined as the change in gate voltage necessary to obtain the same
threshold current level in both, strained and unstrained devices. Understanding
the magnitude of this shift is important for evaluating the performance gain of
strained Si. For Hall-bar n-MOSFETs featuring biaxial tensile strain the Vth shift
was found to be ∆Vth,biaxial = Vth,0 − Vth,biax=0.190 V, that means that strained
devices show an effectively decreased value of Vth [72, 94]. Generally, thresh-
old voltage shifts result from three effects: a change in silicon electron affinity,
bandgap and the effective conduction and valence band density of states [95].
In case of uniaxial tensile strain the Vth shift is theoretically predicted to be 4
times lower than for the biaxial case, due to less band gap narrowing [95]. For
uniaxial and biaxial tensile strain, the HH- and LH-bands are shifted up in en-
ergy, respectively (Fig. 2.21). This creates a larger energy shift of the LH-band
and therefore a higher Vth shift. The average threshold voltage shift of SSOI
n-MOSFETs was found to be Vth,uniaxial=0.112 V. This result confirms the trend
of a reduced Vth shift. Compared to the biaxial case the shift is less than 50%.
Note that the Vth distribution in Fig. 3.10 is rather broad and the averaged Vth
is subject to increased deviation compared to Fig 4.2.
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4.2.2 Electron Mobilities of Strained NW-Array n-MOSFETs
with 〈110〉 and 〈100〉 Channels
The electron mobility of SSOI n-MOSFETs was extracted via split C-V tech-
nique. Figure 4.3 shows the obtained values for channels along 〈100〉 and 〈110〉
as a function of Ninv.
1 2 3 4 5
strained, n-MOSFET <100>
strained, n-MOSFET <110>
Figure 4.3: Electron mobility for uniaxially tensile strained NW-array n-MOSFETs
as a function of Ninv for 〈110〉 and 〈100〉 channel orientations. The devices feature
uniaxial tensile strain along the current transport direction for both directions.
Similarly to the unstrained n-MOSFETs, strained channels along 〈100〉 showed
improved mobility values compared to 〈110〉. The enhancement factor is around
25%, which corresponds well to the measured on-currents of the strained devices.
Figure 4.4(a) compares the influence of uniaxial tensile strain for n-MOSFETs
aligned along 〈110〉 with unstrained devices. At constant inversion charge den-
sity Ninv = 4 × 1012 cm−2 the mobility is increased by a factor of ×2.1. The
obtained mobility enhancement for 〈110〉 directed NWs is consistent with other
results [46,72]. Finally, Fig. 4.4(b) compares strained and unstrained NW-array
n-MOSFETs with 〈100〉 channels. Only a few experimental papers have been
published for strained NW n-MOSFETs along this channel orientation. Uchida
et al. reported that mobility enhancement due to 〈100〉 uniaxial tensile strain is
greater than in 〈110〉-direction [45]. Additionally, a strong mobility enhancement
is theoretically expected resulting from the repopulation and reduced interval-
ley scattering [47]. Here, an enhancement factor of ×1.8 was experimentally
obtained at Ninv = 4× 1012 cm−2.
By comparing the mobility improvements due to strain for both channel direc-
tions, less enhancement is observed for 〈100〉 oriented MOSFETs than for 〈110〉
devices under uniaxial tensile strain along the transport direction. However,
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Figure 4.4: Comparing electron mobilities of unstrained and uniaxially tensile
strained NW-array MOSFETs with channels along 〈110〉 and 〈100〉.
〈100〉 uniaxial tensile strained n-MOSFETs feature the highest absolute mobil-
ity. Figure 4.5 summarizes the obtained electron mobilities and shows that for
both, unstrained and uniaxial tensile strained, 〈100〉 channels feature the highest
mobilities. For a better understanding the sub-band structure is considered in
more detail.
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Figure 4.5: Polar plot showing electron mobilities for unstrained and uniaxially tensile
strained NW-array MOSFETs.
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As mentioned earlier the quantum confinement of electrons due to the gate elec-
tric fields lifts the six-fold degeneracy of the conduction band. But before dis-
cussing the electric confinement one has to look at the effects of strain on the
sub-bands for the specific surfaces and orientations relevant for this work. For
this, three effects induced by uniaxial tensile strain need to be considered: i)
carrier repopulation among the sub-bands within the conduction band, ii) mod-
ulation of scattering probability, and iii) variation of effective mass due to band
deformation.
It has been widely accepted that uniaxial tensile strain along 〈110〉 and 〈100〉 low-
ers the ∆2001-valleys relative to the ∆4-valleys on (001) surfaces. The energetic
difference between the two sub-bands was theoretically calculated to be around
40 meV under 1GPa of strain along 〈110〉 [69]. This is about the strain that is
maintained along the NWs in this work [67]. Thus, electrons which predomi-
nantly occupied the ∆4 sub-bands in the unstrained condition, now repopulate
the ∆2-valleys due to uniaxial tensile strain, see Fig. 4.7(a). On one hand the
higher m∆4 ensures a higher density of states and in addition the average effective
mass is decreased. As a result carrier mobility increases. Theoretical calculations
predict that the occupancy of the two-fold states is close to 100% even at room
temperature [44]. On the other hand, band splitting also results in a change
of scattering rates. The major scattering mechanisms in strained Si devices are
intervalley phonon scattering and surface roughness scattering. Other scattering
events, such as Coulomb scattering, are only dominant at low temperatures [58].
Intervalley scattering can be understood as scattering of electrons between the
ith sub-band in the two-fold valley to the j th sub-band in the four-fold valley.
Due to energy split between the ∆2- and ∆4-valleys intervalley scattering is
reduced [66], thus resulting in a higher mobility.
Additionally, strain induced conduction band warping of the in-plane effective
mass decreases meff below the unstrained value (mt) and further enhances mo-
bility [96,97]. The decrease was calculated to be about 11% for 0.8% of uniaxial
strain [98]. Band warping can be qualitatively understood by considering sym-
metry relations. For unstrained Si conduction bands the ∆-axis connects the
Γ-point to the center of a square surface of the first Brillouin zone. That cor-
responds to the same symmetry as a central axis that bisects the center of a
square. The energy contour of this in-plane ∆-valley must follow this symmetry
and is therefore circular, as depicted in Fig. 4.6(a). Uniaxial tensile strain along
〈110〉 breaks the symmetry and will change any square perpendicular to (001)
into a rhomboid. Consequently, the corresponding energy contour of the out-of-
plane valleys changes from circular to ellipsoidal, as illustrated in Fig. 4.6(b). A
mathematical and more rigid study of band warping can be found elsewhere [99].
Uniaxial tensile strain on (001) surfaces along 〈100〉-direction alters the band
structure quite differently compared to the previous case. The unstrained ∆6 is
split into three sub-bands, where each is two-fold degenerate, as illustrated in
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Figure 4.6: The ellipsoids of the Si conduction band and a square (solid line) at the
central axis, having the same symmetry (a). Application of 〈110〉 uniaxial tensile strain
turns the circular in-plane energy contours into ellipsoids (b).
Fig. 2.19. For tensile strain it has been predicted that the out-of-plane ∆2001
will be the lowest sub-band, but the energy split to the next ∆2010 is only about
35 meV for 1% strain [47], see Fig. 2.19. It is assumed that electrons are there-
fore shared between the two lowest sub-bands. A detailed calculation of the
occupancy of the sub-bands as a function of strain can be found in [72]. Both
occupied sub-bands have the lighter effective electron mass meff = mt = 0.19 ·me
in transport direction. No warping of any two-fold valley is observed for 1%
strain uniaxial strain along 〈100〉 [96].
Regarding (110) surfaces, uniaxial tensile strain along 〈110〉 results in nearly
equal enhancement of electron mobility as for biaxial strain [18]. As discussed
for (001) surfaces, ∆2-valleys are preferentially occupied. The ∆2-bands show
a smaller effective mass, m∆2 = mt = 0.19 · me, along the current transport
direction 〈110〉 compared to ∆4, with m∆4 = 0.315 · me, see Fig. 4.7. For all
types of uniaxial strain along the current transport direction on both, (110) and
(001), surfaces discussed above the six-fold conduction band minima are split
such that a preferential occupation of the ∆2-valleys occurs. This significantly
decreases the average conductivity mass, as a result of the electron repopulation.
Therefore, uniaxial tensile strain is effective for electron mobility enhancement
for the discussed cases.
The MOSFET performance is determined by the coaction of both strain and
electric confinement. Generally, the sub-band splitting induced by quantum con-
finement can be additive or subtractive to the strain-induced splitting.
As discussed earlier, uniaxial strain along 〈110〉 lifts the six-fold degeneracy of
the conduction band minimum, thereby lowering the energy of the ∆2-valley and
lifting the energy of the ∆4-valleys on both (110) and (001). The superposition of
strain and a 2-D spatial confinement due to a gate electric field further increases
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Figure 4.7: Repopulation of electrons as a result of uniaxial tensile strain for (a) Si
(001) and (b) Si (110) surfaces. The colors correspond to the color code of Fig. 3.26.
the energy split between the ∆2 and ∆4-valleys, see Fig. 4.8. Typically, electric
confinement induced splitting is on the order of 100 meV and 20-30 meV at an
approximate inversion charge density of 1013 cm−2 for Si n- and p-MOSFETs,
respectively [99]. Therefore, in unstrained Si degeneracies in the conduction
and valence bands are lifted as a result of the electric confinement, as depicted
in Fig. 4.8. This further increases the occupancy of the ∆2-valleys, but even
more importantly, reduces intervalley scattering. At high stress levels, even if all
electrons are transferred from ∆4 to ∆2 sub-bands, the reduction of conductivity
mass is only about 14% [99]. Hence, scattering suppression takes a major role for
strain enhanced electron mobility. However, the effective mass of the sub-bands
remains unchanged except for (001) surfaces with uniaxial tensile strain along
〈100〉. Very similarly to that 〈110〉 uniaxial tensile on Si (110) is additive and
therefore improves the electron mobility.
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Figure 4.8: Sub-band splitting of the Si conduction and valence bands for the investi-
gated surfaces and orientations. after electrical confinement and the superpositions of
strain and gate electric fields.
For the case of uniaxial strain along 〈100〉 the situation is more complicated due
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to the existence of three sub-bands. As shown in Fig. 4.8 due to strain, the
electron population will be shared between the ∆2100 and ∆2010 due to their
small energy split. Hence, for current flow along 〈100〉 the (100) and (010) bands
will be characterized by the transverse electron mass mt, while for the (001)
bands the mass along transport direction will be the longitudinal mass ml. The
application of spatial confinement will therefore further increase the occupancy
of the two lowest sub-bands and additionally reduce intervalley scattering. The
average conductivity mass will be close to the value of mt [47].
In summary, the electron and hole properties of strained and unstrained Si NW-
array MOSFETs were investigated for 〈100〉 and 〈110〉 channel orientations. As a
result of the mobility anisotropy of carrier transport in Si 〈100〉 channels showed
superior on-currents and mobilities for electrons, whereas for holes this was the
case for 〈110〉 channels. For n-MOSFETs it was shown that strain induced
sub-band splitting is an effective way to obtain higher electron mobilities for
both channel directions. The sub-band splitting leads to a reduction in averaged
conductivity mass by repopulation and the suppression of intervalley scattering.
From the obtained mobility characteristics it is concluded that the strain within
the NW was retained throughout the entire device processing steps. Furthermore,
off-currents of the NW array MOSFETs were found to be independent on the
channel orientation, the strain within channel, as well as the type of the device
(n- or p-type). All devices investigated featured off-currents on the order of
10−14 A with 1000 parallel NWs.
4.3 Low-Temperature Characterization
This section covers low-temperature characterization of the NW-array n-MOSFETs
previously discussed. Low temperature operation is not common for commercial
integrated circuits as devices usually work at elevated temperatures between
60◦C and 100◦C. However, measuring the device characteristics at low temper-
atures is valuable to understand the underlying physical mechanisms regarding
the carrier transport in general and in NWs in particular. Current flow in clas-
sical MOSFETs – and the investigated NW devices are classical with respect
to their operation principle - is dominated by thermal emission. Therefore, the
subthreshold swing is expected to decrease as the temperature drops. Further-
more, the effects of low-temperature on the threshold voltage Vth, Ion and Ioff are
investigated.
4.3.1 Experimental Setup
The 4He cryostat used for the experiments worked based on a continuous flow
principle, illustrated in Fig. 4.9. A pump draws the liquid helium from a stor-
age dewar, along an isolated transfer tube, to the heat exchanger and into the
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exhaust pipe. For the measurements devices under test were glued to a ceramic
chip carrier and Au-wires were bonded from the contact pads of the devices to
the chip carrier. The chip carrier was then positioned on the sample holder in
good thermal contact and lowered into the cryostat surrounded by a vacuum. To
obtain temperatures down to 4.2 K a steady flow of 4He cooled the device in a
closed loop. The He evaporating in the heat exchanger cools the sample. With a
combination of a manual helium flow control and an automatic temperature con-
troller for the heating coil any temperature between 4.2 K and room temperature
can be adjusted.
Cold Finger with
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He Storage 
Dewar
Flow-MeterNeedle Valve
Pump
Temperature Controller
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Flow Cryostat
Figure 4.9: Schematics of the flow cryostat used for the low-temperature experiments
The electrical characterization was carried out with a semiconductor parameter
analyzer (HP 4155B). Transfer characteristics of SOI and SSOI devices aligned
along 〈110〉 were obtained at temperatures ranging from 4 K up to 298 K at Vd
between 20 mV and 1.77 V.
4.3.2 Results and Discussion
The temperature dependence of the threshold voltage for bulk as well as for
SOI based MOSFETs has been studied extensively [100–103]. However, there
have been few studies of the detailed temperature-dependent characteristics of
Si NW MOSFETs [104–106]. Figure 4.10(a) shows the Id(Vg)-characteristics of
a NW-array n-MOSFET aligned along 〈110〉-direction for various temperatures
T. From these curves the temperature dependence of Vth and S were extracted.
Let us examine Vth(T) first. Assuming no oxide charges the threshold voltage is
given by the following equation:
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Vth = Vfb + 2Ψf +
√
4εSiqNaΨf
Cox
= −Eg
2q
+ Ψf +
√
4εSiqNaΨf
Cox
(4.1)
with
Vfb = −Eg
2q
−Ψf (4.2)
and
Ψf =
kT
q
ln(Na/ni) (4.3)
in these equations Vfb is the flatband voltage, Ψf the Fermi potential, εSi silicon’s
permittivity, q the electron charge, Na the doping concentration, Cox the oxide
capacitance, Eg the band gap of Si, k the Boltzmann constant, T the temperature
and ni the silicon intrinsic carrier density. The variation of Vth as a function of
temperature is given by:
dVth
dT
= − 1
2q
dEg
dT
+
(
1 +
√
εSiqNa/Ψf
Cox
)
dΨf
dT
= − 1
2q
dEg
dT
+ (2m− 1)dΨf
dT
(4.4)
with
m = 1 +
√
εSiqNa/4Ψf (4.5)
where m is the body coefficient introduced in section 2. For SOI MOSFETs
with an Ω-shaped gate the value for m can be approximated with m∼ 1 [107].
The body coefficient is a theoretical expression to describe capacitive coupling
effects between the gate and the channel. The temperature dependence of Vth
originates from the temperature dependence of Eg, Ψf and ni. For Eg(T) one can
write the following expression
Eg(T ) = Eg(0)− αT
2
T + β
(4.6)
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where α and β are constants given in [108]. For Si one obtains α = 4.73 ×
10−4 eV/K and β=636 K. In order to eliminate the value at T=0 K the variation
of the band gap energy is calculated in the temperature ranges of investigation.
∆Eg(T ) = Eg(298K)− Eg(8K) = α
(
(8K)2
644
− (298K)
2
934
)
= −0.0449 eV (4.7)
In order to investigate the T-dependence of the Fermi-potential, Ψf , one has to
account for both, Eg(T) and ni(T). The latter is given by
ni = 3.9× 1016 T 2exp(−Eg
2kT
) =
√
NcNvexp(
−Eg
2kT
) (4.8)
where Nc and Nv are the effective densities of states in the conduction and valence
bands, respectively. Note that both, Nc and Nv, are proportional to T
3/2. Taking
this into account, the first derivative of the Fermi-potential shows the following
temperature dependence:
dΨf
dT
=
d
dT
(
kT
q
ln(
Na√
NcNvexp(
−Eg
2kT
)
)
)
=
k
q
ln
(
Na√
NcNvexp(
−Eg
2kT
)
)
+
kT
q
1√
NcNvexp(
−Eg
2kT
)
×
[
3
√
NcNv
2T
exp(
−Eg
2kT
) +
√
NcNvexp(
−Eg
2kT
)
(
Eg
2kT 2
− 1
2kT
dEg
dT
)]
= −k
q
ln
(√
NcNv
Na
)
− 3k
2q
+
1
2q
dEg
dT
(4.9)
Substituting Eq. 4.9 into Eq. 4.4 the temperature dependence of Eg vanishes and
only Fermi-potential dependence is left, eqn 4.10. All parameters are practically
constants. Inserting in the numbers for Nc, Nv, k, q and using Na = 1×1015 cm−3
one obtains a theoretical value of dVth/dT ∼ −0.74mV/K. This implies that, at
low temperatures, e.g. T=100 K, the threshold voltage is around 148 mV higher
than at room temperature (300 K). Therefore, it is concluded that the variation
of Vth is dominated by the Fermi-potential.
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Figure 4.10: Transfer characteristics for unstrained (a) and uniaxial strained (b) n-
MOSFETs for temperatures ranging from 4.2 K to 280 K at Vd = 270 mV (Lg=2µm).
dVth
dT
= −k
q
ln
(√
NcNv
Na
)
− 3k
2q
(4.10)
The experimentally obtained data for unstrained and strained n-MOSFETs along
〈110〉 is shown in Fig. 4.10 for temperatures ranging from ∼4 K up to 280 K.
Obviously, the reduced temperature drastically improves the inverse subthreshold
swing, as predicted from theory. Comparing Ion and Ioff for both devices several
aspects need to be discussed. According to theory, electron mobility should
increase with lower temperatures. Therefore a higher Ion was expected. On the
other hand S/D resistance of the metal (Al) increases with decreasing T. From
the transfer curves in Fig. 4.10 a decreased drive current was observed for lower
temperatures. Similar results have been obtained from Rustagi et al. [104] for
gate-all-around NWs with diameters of 7 nm. This leads to the conclusion that
the high S/D resistance of strained and unstrained devices likely dominates at
low temperatures, resulting in a decay of drive current.
According to Takagi [44] for strained-Si the occupancy of two-fold states increases
with temperature. Therefore, for strained devices a higher Ion at room temper-
ature could be justified. However, in MOS inversion layers at low temperature,
∆2 sub-bands are preferentially occupied independent of strain and the energy-
split resulting from the electronic confinement is much higher than the thermal
energy kT. From this it is anticipated, that SOI and SSOI devices feature similar
Ion at low T. Figure 4.11 shows the dependency Ion(T) for uniaxial strained and
unstrained n-MOSFETs at a gate overdrive Vgt=1 V. The curves qualitatively
follow the predicted behavior very well. As the temperature increases towards
room temperature, occupancy of the two-fold sub-bands increases for strained
devices resulting in a higher drain current.
Considering the off-state behavior, both transistors showed constant Ioff ≈10−10 A
for the temperatures investigated. However, comparing the room temperature
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Figure 4.11: Measured drive current, Ion, for unstrained (black) and uniaxial
strained (red) n-MOSFETs at temperatures ranging from 4.2 K to 280 K at Vd=270 mV
(Lg=2µm).
measurements to the results obtained in chapter 3.2 and 4 a higher Ioff by around
three order of magnitude was observed. This degradation is attributed to a more
technical problem rather than a physical one. For the low-T measurements the
originally fabricated samples need to be cut into 3×3 mm2 pieces by a dicing
saw. In order to protect the transistors from any damage they were covered by
photo resist, which is removed after cutting. Furthermore, the samples are sub-
jected to severe mechanical and vibrational stress during the cutting. Thus, it
is assumed that this procedure degrades device performance in terms of current,
as no physical reason for the increase of Ioff is foreseen. Let us take a look at the
quantitative analysis of the measurements.
Figure 4.12 shows the temperature dependence of Vth for strained and unstrained
n-MOSFETs obtained from experiment. The threshold voltage was extracted at
Vd=20 mV. Both characteristics show a linear behavior, which was also observed
for bulk-devices at high operating temperatures [101]. A linear fit of the data
yields a slope of -0.85 mV/K and -0.6 mV/K for unstrained and strained devices,
respectively. These results are in good agreement with theoretical predictions
based on Eq. 4.4 as well as experimental results from [39]. For planar fully
depleted SOI transistors values of -1mV/K are reported [109]. Note that partially
depleted (PD) transistors can become fully depleted (FD) when operating at low
temperatures. This is due to the fact that the depletion region underneath the
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gate is extended with decreasing temperature [110]. Consequently, FD devices
become PD above a certain temperature [101]. A change from PD to FD or
vice versa could be observed as a kink in Fig. 4.12. As no kink was observed
in the experiments one can conclude that the NW-array n-MOSFETs work in
the fully depleted mode for the investigated temperature range. Considering the
given dimensions of the NWs from Fig. 3.4 this conclusion is further supported.
For devices fabricated on bulk-Si temperature coefficients up to -5 mV/K are
reported [111].
uniaxial tensile strain
Experiment
Linear Fit
Temperature (K)
0.15
0.10
0.05
-0.05
-0.10
-0.15
0.00
V 
 (V
)
th
slope  = -0.60 mV/K
unstrained
Experiment
Linear Fit
Temperature (K)
0.20
0.15
0.10
0.05
-0.05
-0.10
-0.15
-0.20
0.00
V 
 (V
)
th
slope  = -0.85 mV/K
(a) (b)
Figure 4.12: Temperature dependence of the threshold voltage for unstrained (a) and
uniaxial tensile strained (b) NW-array n-MOSFETs aligned along 〈110〉.
The difference in temperature coefficients for uniaxial tensile strained and un-
strained n-MOSFETs is not ascribed to the existence of strain. Although strain
changes the band structure of Si and hence the band gap Eg, the variation of
Eg with T is assumed to be identical. Likewise, it is assumed that the strain is
conserved at low temperatures because the NWs are still attached to the buried
oxide. Hence, the remaining strain along the NW concentrates near the Si/SiO2
interface. The rigid bonds between BOX and the NW sustain the strain along
the NW even at low temperatures [112, 113]. For temperatures T> 1100◦C the
BOX will become viscous and reflow upon the high temperature. In that case
the strain component along the NW axis will vanish.
Next, the temperature dependence of the inverse subthreshold swing, S, is in-
vestigated. A steep subthreshold slope is desired for the ease of switching the
transistor. However, the current in MOSFETs is driven by thermal emission
of carriers from the source-contact into the channel. As a consequence of the
thermally broadened Fermi-distribution of carriers the minimal slope at room
temperature is limited to 60 mV/dec. Equation 4.11 describes the most general
expression of S. As for Vth the subthreshold swing can be expressed as a function
of the body coefficient, m, which equals unity for NW-MOSFETs with Ω-gates.
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S =
(
d(log10Ids)
dVg
)
= 2.3
mkT
q
= 2.3
kT
q
(4.11)
For T=300 K Eq. 4.11 yields the well known value of 60 mV/dec. It becomes
apparent, that the T-dependence of S is linear and hence one can expect a lin-
ear decrease of S(T). Figure 4.13 shows the experimentally obtained results for
unstrained and strained NW-array n-MOSFETs. The slope was extracted at
Vd = 20mV , using Eq. 4.11. Both curves show the expected linear behavior
S(T). For T=8 K values as low as S=10 mV/dec were measured for both types
of devices. The red line indicates the ideal value of S according to Eq. 4.11.
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Figure 4.13: Temperature dependence of the inverse subthreshold swing S for un-
strained (a) and uniaxial tensile strained (b) NW-array n-MOSFETs aligned along
〈110〉.
4.4 Summary
NW-array n-MOSFETs were fabricated by top-down processing on biaxially ten-
sile strained SOI substrates. Lateral strain relaxation through patterning is
employed to transform biaxial tensile strain into uniaxial tensile strain along
〈110〉 and 〈100〉 NWs. I-V characterization yielded excellent electrostatic behav-
ior of the devices: off-currents as low as 10−14 A, ideal subthreshold swings of
60 mV/dec and maximum Ion/Ioff ratios of 10
11. It was found that off-currents
of the NW array MOSFETs were independent on the channel orientation and
the strain within channel. The variabilities of inverse subthreshold swing and
threshold voltages showed slightly lower variation compared to unstrained de-
vices, which is ascribed to an improved Si/SiO2 interface due to the uniaxial
tensile strain. Additionally, uniaxial tensile strained n-MOSFETs showed a de-
creased value of threshold voltage ∆Vth,uniaxial=0.112 V, which is only 50% of the
Vth shift caused by biaxial strain. This agrees well with theoretical predictions.
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Similarly, for the unstrained case, 〈100〉 uniaxial tensile strained n-MOSFETs ex-
hibit an increased mobility, which is approximately 25% compared to their 〈110〉
counterparts. The comparison of strained and unstrained n-MOSFETs along
〈110〉 and 〈100〉 clearly demonstrates improved electron mobilities for strained
channels of both, 〈110〉 and 〈100〉 channel orientations. The mobility is studied
elaborately in terms of the strain altered band structure and the superposition
of the electrical confinement.
Low temperature I-V characterization of strained and unstrained NW array n-
MOSFETs, at temperatures ranging from 4 K to 280 K, was performed. The
inverse subthreshold swing, S(T), follows the theoretical predicted behavior per-
fectly. An increase of threshold voltage, Vth(T), with decreasing temperature
by -0.6 mV/K and -0.85 mV/K was observed for strained and unstrained devices,
respectively. No degradation in off-currents was observed when changing channel
orientations.
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Chapter 5
Silicidation of NWs and NiSi
Nano-Contacts for
NW-MOSFETs
5.1 Perspective
The previous section gave a short insight on the fabrication of NW-array MOS-
FETs on strained and unstrained SOI substrates. The superior performance of
NW MOSFETs in terms of off-current, subthreshold swing and Ion/Ioff ratio was
demonstrated. However, the development of nanoscale MOSFETs has given rise
to increased attention towards the role of parasitic S/D and contact resistance
as performance-limiting factors, particularly for thin-body structures, like UTB
MOSFETs, FinFETs, or NW-MOSFETs.
Compared to the resistance along the channel, in short-channel devices, however,
series resistance can add to a significant fraction of the channel resistance and
hence cause substantial current degradation. When scaling MOSFETs to a quasi
one-dimensional (Q1D) nanowire structure the size of the contact area between
S/D and the channel is further reduced, which results in increasing contact re-
sistance which then dominates total S/D resistance. Hence, investigations on
the contact resistivity of the S/D regions to Si NWs and, especially, to advanced
channel materials like strained Si, are of particular interest.
This chapter presents electrical characterization of nickel monosilicide (NiSi) con-
tacts formed on strained and unstrained silicon NWs. Important parameters in
the study of metal/semiconductor contacts are the resistivity of the doped S/D
regions and the specific contact resistivity. The NWs were fabricated by top
down processing of initially As+ and BF2 implanted and activated strained and
unstrained SOI layers. The resistivity of doped Si NWs and the contact resistivity
of the NiSi to Si NW contacts are studied as a function of ion implantation dose
and cross sectional area of the NWs. Additionally, the silicidation of strained
and unstrained NWs is investigated in terms of speed and phase of the silicide.
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The general idea of silicided S/D contacts was already introduced in section 2.1.4.
In the past various transition-metal silicides, such as CoSi2 or TiSi2 have been
routinely employed as ohmic contacts, Schottky contacts and interconnects in
conventional CMOS processing. Nowadays, nickel is a widely used material for
S/D contacts of Si MOSFETs. Studies on the silicidation of Si NWs indicate
the formation of several phases of nickel-silicide (NixSiy), depending on the ther-
mal budget and the Ni contact size. In turn different phases correspond to
distinct resistivities, where NiSi shows the lowest values. For a temperature of
280 ◦C Appenzeller et al. reported the formation of Ni2Si along the Si NW [114].
Also, Ni2Si NWs were fabricated by silicidation of polycrystalline Si NWs that
were fully covered with Ni and silicided at 500 ◦C [115]. The low resistive NiSi
phase has been observed after local reactions of Ni and Si NWs in the range
of 500-700 ◦C [116, 117]. Nickel monosilicide is the preferred phase because of
its low resistance, low Si consumption and low thermal budget. Especially for
ultra-thin-body and fully depleted MOSFETs low Si consumption is essential.
Dopant-segregated Schottky MOSFETs have become popular in recent years
to address the series resistance issue. Small S/D regions extending from the
metallic contact regions are an important design parameter in dopant segregated
Schottky-MOSFETs.
Most of the reports on silicidation and electrical properties of NWs deal with
NWs grown by the vapor-liquid-solid method [114,117,118] and only few exper-
imental studies discuss top-down fabricated Si NWs [115, 116]. The latter offers
excellent control and flexibility of NW orientation, size and doping without con-
taminations, which is highly desirable for studying the transport characteristics
of NWs with different dimensions and doping. In terms of resistivity and sili-
cide phase formation the role of nickel-silicides to unstrained Si NWs has been
studied. As yet, little is known on the effects of elastic strain in NWs regarding
the silicide formation, silicidation speed and contact resistance. Chang et al.
presented in an earlier study how tensile stress in Si leads to a reduction in the
nucleation temperature and hence to a change in phase transformation tempera-
ture [119]. It is important to understand how small dimensions and strain affect
the silicidation and transport characteristics.
5.2 NiSi Nano-Contacts to Si Nanowires
Contact resistivity of the NiSi/(S)Si interface and the resistivity of doped Si NWs
was experimentally determined using the transmission line method (TLM). The
silicidation of the top-down fabricated uniaxially strained and unstrained Si NWs
was investigated as a function of the NW width. Si NWs were fabricated on SOI
with a silicon film thickness of 88 nm and on 70 nm biaxially tensile strained
SOI, respectively. The substrates were (001) oriented and the thickness of the
BOX amounts to 145 nm for both materials. The biaxial tensile strain in the
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SSOI layer was determined by Raman spectroscopy and Rutherford backscat-
tering/channeling spectrometry to εbiax = 0.8%, corresponding to a stress of
σbiax=1.35 GPa. All wafers were implanted with As
+ and BF2 at 30 keV and
22 keV respectively prior to the formation of the NWs. Implanted doses varied
from 5×1014cm−2, 1×1015 cm−2 to 2×1015 cm−2. Raman spectroscopy measure-
ments indicate epitaxial regrowth and full strain conservation of the implanted
(S)SOI layers after activation by rapid thermal annealing (RTA) at 1000 ◦C for
1 min for As and 5 sec at 1050 ◦C for BF2 [54].
The projected ion range of both implants, As and BF2, were calculated using
SRIM 2008 [120]. The implantation energies were chosen such that the projected
ion range was located close to the center of the (S)SOI layers and at the same time
maintaining a sufficiently thick crystalline seed layer at the bottom of the silicon
layer, as shown in Fig. 5.1. This seed layer is necessary for recrystallization and
strain recovery as a result of the thermal annealing. In addition to that Fig. 5.2
shows the distribution of the net doping of As and BF2 after the activation
of dopants. The simulation was carried out with Silvaco-simulator [121]. The
distributions show the expected doping level within the layer for the respective
implantation doses. A high level of doping throughout the layer was calculated
for both, As and BF2, for SOI and SSOI, respectively. Although the decay of net
doping for the BF2-implantation turns out to be more significant than for As, it
is presumed that the whole layer is available for current transport.
BOX
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2
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atoms/cm3
atoms/cm2
10 nm
Figure 5.1: Projected ion range of the implanted ions for As and BF2 at respective
implantation energies of 30 keV and 22 keV. The simulation was performed with SRIM.
Nanowires were patterned along 〈110〉 direction using electron-beam lithography
and reactive ion etching. Three different NW widths of 45, 80 and 160 nm were
defined on each sample. Cross section transmission electron microscopy (XTEM)
images showed a slightly trapezoidal shape of the NWs, as illustrated in the inset
of Fig. 5.3. Furthermore, Fig. 5.3 shows a scanning electron microscopy (SEM)
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Figure 5.2: Projected doping concentrations after activation of dopants for As (a-
c)and BF2 (d-f) at respective implantation energies of 30 keV and 22 keV. The simu-
lation was performed with Silvaco.
image of a Si NW contacted with two Ni-electrodes after annealing at 500 ◦C for
10 sec. As indicated in the inset of Fig. 5.3 the width was around 80 nm while
the height was preserved to 88 nm. Metallic electrodes were defined by EBL,
followed by a HF-dip right before the deposition of 100 nm Ni and lift-off. Six
Ni-electrodes were connected to a Si NW with distances ranging from 2µm to
10µm to form the TLM structure. In the final step, the samples were annealed
at 500 ◦C for 10 sec in an atmosphere of N2:H2 (9:1) to form the nickel silicide.
5.3 Silicidation of Si NWs
Diffusion of Ni along the NWs during annealing leads to the formation of silicided
segments adjacent to the Ni pads. Figure 5.5 shows that the nickel silicide front
diffuses through the NW similar to a plane wave , i.e. with a sharp interface
between the NiSi and the Si NW. Figure 5.4 shows a SEM image of a 80 nm wide
Si NW after silicidation for 10sec at 500 ◦C. The unreacted Ni of the electrode was
selectively removed. Energy dispersive X-ray (EDX) (not shown) was employed
to analyze the Ni content at different locations on the structure after selective
removal of the unreacted Ni. According to EDX different phases of nickel silicide
are present. By measuring the volume expansion through silicidation from SEM
images, various phases of Ni silicide were identified: i) Ni2Si is the dominant
phase underneath the Ni electrodes, in agreement with observations by Zhang
et al. [115]; while ii) at the silicide/Si interface only the NiSi phase is present.
Between the Ni2Si and the NiSi segments, close to the edge of the Ni electrode, a
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Figure 5.3: SEM image of a 160 nm wide Si NW contacted by Ni electrodes. The
bright segments along the NW indicate silicided areas. The inset shows a cross-section
TEM micrograph of a 80 nm wide NW.
larger volume expansion was observed, indicating Ni3Si. Therefore, the contact
resistance measured, using the TLM structure, represents the NiSi to Si nano-
contact.
In order to confirm the crystallinity of the NWs after sample processing, TEM
analysis was performed on different locations along the NW, see Fig. 5.5 and 5.6.
Figure 5.6 shows TEM images of three distinct locations, i.e. the NW cross
section (a) at a doped part of the NW without nickel silicide formation, (b) at a
silicided segment of the NW and (c) under the NiSi electrode. The crystallinity
of the NW was maintained after sample processing, as shown in the inset of
Fig. 5.6(a). Figure 5.6(c) shows a slight deformation of the NW shape. This is
attributed to the fact that underneath the electrode, possibly Ni2Si, a silicide
with an enriched nickel fraction, is present which is accompanied by a change in
volume. Figure 5.6(b) shows the NiSi formed at the NW segments. Furthermore,
it can be seen that the silicided NW-segments are fully silicided. Thus, the
silicidation is driven by volume diffusion of the Ni through the NW, rather than
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Figure 5.4: SEM image of a 80 nm wide Si NW after annealing at 500 ◦C for 10 sec
and selective etching of the unreacted Ni. Different phases of nickel silicide are observed
along the NW.
a) b) c)
Figure 5.5: SEM micrograph of the silicided segments on a 160 nm wide Si NW
showing sharp interfaces between the NiSi and the Si NW. TEM cross sections of the
Si NW (a), at the silicided NW segment (b) and underneath the Ni electrode (c) were
carried out.
only a surface effect. Interestingly, Fig. 5.6(c) shows a gap between the Ni and
both sides of the silicided NW. This is attributed to the diffusion of Ni into the
NW during the thermal processing. Electrical measurements still showed ohmic
contact behavior between the electrode and the NW, which suggests that this
gap formation is just a local feature.
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Figure 5.6: TEM cross sections at different locations along the NW: a) doped section
of the NW without nickel silicide formation, b) silicided segment of the NW and c)
under the Ni electrode. All TEM images show that the NW remained crystalline after
processing.
The length of the silicided NW segments depends on the NW cross section, the
crystallographic orientation and the annealing conditions [117]. The speed of
silicidation at 500 ◦C was determined by measuring the length of the silicided
segments in SEM images and is presented in Fig. 5.7 as a function of cross sec-
tional area A. The silicidation speed decreases with increasing NW cross section:
for a 45nm wide Si NW a silicidation speed of 50 nm/s was determined, whereas
for wider NWs of 160 nm it decreases to 30 nm/s. Additionally, Fig. 5.7 indicates
no significant difference between the silicidation speed of uniaxially strained and
unstrained Si NWs. As illustrated in the inset of Fig. 5.7, the silicidation speed
linearly depends on the inverse of the NW contact area A. This linear relation to
A−1 further supports the argument of a volume diffusion process of the silicide
along the NW during the silicidation rather than a surface effect. Note that the
linear fit in the inset does not cross the point of origin. This differs from the
report on silicidation of NWs at 280 ◦C [114]. The present results suggest that for
an infinitely wide (layer) structure, 1/A→ 0, lateral silicidation occurs. The dif-
ferent observations are ascribed to the higher annealing temperature of the nickel
silicide formation. The elevated silicidation temperature in our experiments leads
to an increased speed of silicidation and a larger lateral silicidation.
5.4 Contact Resistance and NW Resistivity
Patterning of NWs into doped layers might deteriorate the degree of strain re-
covery in the NW after dopant activation. A systematic analysis assessing fun-
damental material aspects, such as recrystallization, strain recovery and dopant
activation was made for the implantation of As+ into SSOI substrates [54]. It was
found that strain conservation along NWs can only be obtained when they are
patterned on doped and activated layers. In contrast to directly implanted NWs,
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Figure 5.7: Silicidation speed along the NWs at 500 ◦C as a function of the NW
cross sectional area A for SOI and SSOI, respectively. The inset illustrates silicidation
speed as a function of the inverse cross section (1/A) of all NWs used. The linear
dependence indicates volume diffusion of the silicide along the NWs.
where complete strain relaxation and structural disorder due to the formation of
stacking faults was observed for implantation doses higher than 5× 1014 cm−2.
5.4.1 Transmission Line Model (TLM) to Measure Con-
tact Resistivity
To experimentally extract the specific contact resistivity a variety of different test
structures and methods have been developed. A detailed overview of available
techniques can be found elsewhere [122]. During the course of this work the
transmission line model (TLM) was employed to study the lateral junctions of
NiSi/Si within NWs. The method includes a test structure consisting of multiple
contacts, as seen in Fig. 5.8
For this, single NWs of 46µm length were fabricated with large pads at both ends
in order to ensure the stability of the NWs during processing. Nickel contacts to
the NW are separated by 2µm, 4µm, 6µm, 8µm and 10µm, respectively. By
measuring I-V characteristics of various contact pairs and plotting the obtained
resistance as a function of distance the NW resistivity and the contact resistance
calculated. Figure 5.9 shows a typical measurement of the measured resistance
between two adjacent TLM electrodes for various NW distances. The NW re-
sistivity is calculated from the slope, while the intersection with the ordinate
yields twice the total contact resistance, including the series resistance of the
Ni electrodes and the wiring. An advantage of this method is the simplicity of
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Figure 5.8: TLM test structure with multiple contacts. Pairs of contacts are separated
by different distances varying from 2µm to 10µm (inset).
fabrication. Furthermore, due to the volume silicidation and the doping of the
structure, truly the lateral NiSi/Si contact is characterized as no vertical junction
is present.
Linear Fit2R  +Rc e
Figure 5.9: Typical measurement of the resistance between two TLM electrodes as a
function of contact distance d.
The contact resistivity, ρc, and the resistivity of the doped NWs, ρSOI,SSOI, were
extracted from the TLM measurements using the equation
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R = 2 ·Rc +Relectrode + ρSOI,SSOI · d
A
(5.1)
where R is the total resistance measured between two adjacent contacts, Rc the
contact resistance, Relectrode the resistance of the Ni-electrodes including the cable
resistance of the measurement setup, ρSOI,SSOI the resistivity of the doped NW,
for SOI and SSOI, respectively, d the distance between two contacts, and A the
NiSi/Si interface area. To determine the contact resistivity ρc = Rc ·A was used.
Silicided segments which extend along the NW decrease the effective distance be-
tween the electrodes. The length variation of these segments observed within the
same NW was taken into account when calculating ρc and ρSOI,SSOI. The series
resistance of the Ni electrodes Relectrode was measured separately and amounts to
about 280 Ω. Furthermore, the following assumptions were made for the calcu-
lation of ρc and ρSOI,SSOI: i) the contact area was taken as the NW cross section
because of the observed volume silicidation and ii) the current passing through
any junction was assumed to be uniformly distributed through the whole contact
area. For this purpose we have chosen an annealing time of 1 min at 1000◦C for
As and 5 sec at 1050◦C for BF2 in order to attain a homogenous doping profile
within the SOI and SSOI layers, see Fig 5.2. The total contact resistance of the
measured NWs was in the range of 400 Ω to 1.9 kΩ, depending on the doping
level and TLM electrode distances. For all dopant concentrations the contacts
showed ohmic behavior.
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Figure 5.10: Resistivity of SOI and SSOI NWs as a function of BF2 (triangular
symbols) and As (square symbols) ion implantation dose. The width of the NWs was
80 nm.
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Figure 5.10 presents the resistivity of SOI and SSOI NWs as a function of As
and BF2 implantation dose. For both types of implantations the resistivity of
the NWs decreases with increasing implantation dose. A similar behavior was
observed for resistivities of strained and unstrained Si layers [123]. Bennett et
al. [124] reported that, for identical implantation doses and sheet carrier densi-
ties, strain causes a reduction of sheet resistance over the unstrained layer. Sugii
et al. indicated that the diffusion of As+ and its activation energy are identi-
cal in strained and unstrained silicon [123]. Therefore, it seems reasonable to
attribute the resistivity improvement to the strain-induced electron mobility en-
hancement. The results for p-doped NWs show very similar behavior. In general
the resistivity for BF2-implanted layers showed higher resistivities compared to
the As-implanted. In the previous section it was shown that holes normally fea-
ture much lower mobilities than electrons. Thus, a higher resistivity is expected
for p-type NWs. It was shown earlier that the electron mobility of fully depleted
n-MOSFETs in long uniaxially strained NWs is enhanced by a factor of 2 com-
pared to the unstrained Si NW [125]. For comparison, the ratio of the resistivity
between the unstrained and uniaxially strained Si NW (SOI/SSOI) is somewhat
smaller and varies from 1.8 to 1.6 and decreases with increasing implantation
dose of As. The difference between the present experimental results and the mo-
bility enhancement factor found earlier is attributed to a lower electron mobility
due to increased scattering in highly As+ doped NWs [125].
Next, the size dependence of the resistivity is investigated as a function of the
cross sectional area for SOI and SSOI NWs, see Fig. 5.11. A significant increase
in resistivity was observed with decreasing NW cross section of As and BF2
doped NWs for both materials. Furthermore, uniaxially tensile strained NWs
generally exhibit a lower resistivity than unstrained NWs. The NWs with the
largest cross-section approach resistivities that were obtained from sheet resis-
tance measurements before patterning the NWs [126].
Recently, another transistor concept, called the junctionless transistor, experi-
enced a revival [127]. In contrast to modern transistors this device does not use
any junctions between a doped S/D and an intrinsic channel regions. However,
it is a three-terminal device and in operation mode (normally-on) current flows
from the source terminal towards the drain. The gate modulates the channel
conductivity such that it depletes the the channel from carriers. Hence, one can
think of it as a gated resistor. Note that the conduction is based on the transport
of majority carriers, whereas in conventional MOSFETs minority carriers are re-
sponsible for the current. Colinge et al. employed implanted NWs to fabricate
such a junctionless transistor [127]. Though their inverse subthreshold slope of
64 mV/dec is close to the ideal value of 60 mV/dec (at 300 K), drive currents of
such devices are well below the values of conventional MOSFETs. Because of
the high doping necessary, the mobility of carriers is strongly degraded in junc-
tionless transistors. Therefore, the results shown in Fig. 5.10 and 5.11 indicate
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Figure 5.11: Resistivity of SOI and SSOI NW doped with a BF2 (triangular symbols)
and As (square symbols) ion implantation dose of 1× 1015cm−2 as a function of cross
sectional area A.
using strained Si NWs may overcome this deficit.
In contrast to the NW resistivity, the contact resistivity, ρc, is very much alike for
SOI and SSOI and decreases with increasing implantation doses of As and BF2, as
displayed in Fig. 5.12. While ρc is slightly improved for BF2-implanted unstrained
NWs compared to their strained counterparts, no clear difference was observed for
the As-implanted. Elastic strain is known to split the conduction bands and warp
the valence bands of Si, leading to a reduced band gap [128,129]. For 0.8 % elastic
strain, contained in our SSOI layer, the conduction band edge lowering is only
about 50 meV. Therefore, the effect of the Schottky barrier height (SBH) lowering
on the contact resistance is assumed to be very small leading to no significant
change of ρc between SOI and SSOI, as experimentally observed for As. Uniaxial
strain might influence the segregation of B and F at the NiSi/Si interface and
therefore result in an increased contact resistivity. At lower implantation doses
p-type unstrained NWs show an improved contact resistivity compared to the
n-type NWs. This is explained by the slightly lower Schottky barrier height for
holes, Eh(SBH)=0.455 eV, compared to electrons, where Ee(SBH)=0.65 eV. At
higher implantation doses, the ohmic behavior of the contact is more and more
dominant and carriers overcome the potential barrier almost solely by thermal
emission. As a result the values of ρc for both, n- and p-type NWs, approach
the same value. The lowest contact resistivity obtained was ρc=1.2× 10−8 Ωcm2
for an ion dose of 2 × 1015cm−2 for As+ and BF2, respectively. Interestingly,
these values are two orders of magnitude lower than recent results on planar
contacts on SOI substrate obtained under identical implantation and annealing
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conditions [126]. Moreover, these values are lower than that reported on NiSi/Si
and PtSi/Si planar junctions on bulk-Si [130,131].
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Figure 5.12: Contact resistivity of SOI and SSOI NWs as a function of BF2 (trian-
gular symbols) and As (square symbols) ion implantation dose. The width of the NWs
was 80 nm.
Two main effects were identified contributing to the difference of the contact
resistivity between planar and NW NiSi/(S)SOI contacts:
i) Silicidation induced dopant segregation
Silicidation Induced Dopant Segregation (SIDS) has been shown to effi-
ciently lower the contact resistance by reducing the effective SBH on pla-
nar devices [132]. Due to the difference in solubility of As+ in NiSi and
Si dopants are accumulated at the NiSi/Si interface making the Schottky
barrier more transparent. SIDS depends on the doping level and the thick-
ness of the consumed Si. For planar contacts the silicide layer is very thin,
consuming only a few nanometers of the highly doped Si [126]. In NWs,
however, a higher As+ concentration is segregated at the NiSi/Si interface,
as the silicidation proceeds along the highly doped nanowire, resulting in
a reduced effective SBH.
ii) Contact area
It has been shown that the contact resistance of metal - semiconductor
nanosize contacts depends on the cross sectional area of the NW [133,134].
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For quasi one-dimensional (Q1D) structures contact resistance increases
rapidly as the NW diameter is decreased. However, this was not observed
in our experiments, as the dimensions of our NWs are still too large for
Q1D transport to occur. Still, the values we obtained for ρc are signifi-
cantly lower than for planar junctions. Yet another cause of this behavior,
besides the dopant segregation mentioned in i), is that NW structures are
expected to be much less sensitive to Fermi level pinning than their bulk
counterparts [133], which results in enhanced tunnelling for nanoscale con-
tacts and thus lower ρc. Taking the dopant segregation (i) and contact
area enhanced tunnelling in NWs (ii) into account, as the width of the
NWs increases towards a planar structure the contact resistivity should
therefore increase. Figure 5.13 shows the trend of ρc as a function of the
cross sectional area and validates our observations.
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Figure 5.13: Scatter plot of the contact resistivity of SOI and SSOI NW doped with
an As+ implantation dose of 1× 1015cm−2 as a function of cross sectional area A.
Next, we focus on the size dependence of the NW resistivity. Recent studies
investigated the activation energy of dopants in NWs [135]. It was shown that
the number of active impurities in NWs varies with NW radius and dielectric
surrounding. Based on the model from Diarra et al. [136] the resistivity of NWs
increases with decreasing NW cross section. This is of particular significance
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as it occurs at NW cross sections much larger than those at which quantum
confinement and dopant surface segregation effects set in. The presence of in-
terface states and trap states neutralizes a significant fraction of dopants and
leads to the formation of a depletion region close to the surface of the NW. Our
results in Fig. 5.11 sustain this theory and show that dopant deactivation also
occurs for As+ in both, SOI and SSOI NWs. Figure 5.11 also indicates that the
SSOI NWs generally exhibit a lower resistivity than the SOI NW. Similar curves
were obtained for the other implantation doses. The values of SOI and SSOI for
NW with the largest cross section approach the values we obtained from sheet
resistance measurements before patterning of the NW [126].
5.5 NW-Array Schottky Barrier MOSFETs with
NiSi Contacts
The previous chapter showed that Ω-gated NW array MOSFETs feature excellent
electrostatic properties. Additionally, the drive current can be further improved
by optimizing the channel direction and by the application of strain. In this
chapter NiSi contacts have proven their capability to greatly decrease contact
resistance to NWs. Hence, it is a logic consequence to merge both concepts and
introduce NiSi S/D contacts in NW-array MOSFETs.
The fabrication of the devices is based on the process described in section 3,
except no passivation layer was used prior to the Ni deposition. Following the
implantation of BF2 at 4.8 keV to a dose of 5× 1014 cm−2 samples were annealed
at 1000 ◦C for 5 sec. The areas for Ni deposition were defined by EBL and 100 nm
Ni contacts were formed via lift-off process. No Ni was deposited on the poly-Si
gate. In the final step, the samples were annealed at 500 ◦C for 10 sec in an
atmosphere of N2:H2 (9:1) to form the nickel silicide contacts.
Figure 5.14 shows a scanning electron micrograph of a device after silicidation.
Although Ni was deposited on top of the larger pads connected to the NW-array,
the silicide was formed far into the NWs. Based on the TLM measurements and
SEM analysis it is concluded that NiSi is the dominant phase at the NiSi/Si
interface. Unsilicided NW segments are implanted, therefore a lower S/D is
expected compared to the devices studied in chapters 3.2 and 4. Typical output
and transfer characteristics of 〈110〉 aligned channels are shown in Fig. 5.15
The transfer curves of the transistor show ambipolar behavior, which is typical
for Schottky-Barrier (SB) MOSFETs. Obviously, the Ion/Ioff ratio is degraded
due to the ambipolar behavior. For the n-branch of the device, the inverse
subthreshold swing amounts to 318 mV/dec, which is almost identical to what
was obtained from planar SB-MOSFETs [16]. Furthermore, the slope of the
p-branch (S=80 mV/dec) is degraded compared to the conventional MOSFETs
presented in Fig. 3.6. The transfer curves also indicate the existence of two slopes
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Figure 5.14: Scanning electron micrograph of the fabricated NW-array transistor with
NiSi S/D contacts. The material contrast along the NW nicely distinguishes silicided
NW segments (bright) from the unsilicided parts (darker).
0-0.5-1.0-1.5-2.0
0
0.5
1.0
1.5
2.0
2.5
3.0
V  = 200mV ... 1.45V
gt
∆V  = 250mV
gt
0-0.5-1.0-1.5-2.0-2.5-3.0
10
-13
10
-11
10
-9
10
-7
10
-5
10
-3
10
-1
V  = 20mV ... 1.52V
d
∆V  = 250mV
d
1000 NWs
L  = 800 nm
g
<110> channel
S = 80 mV/dec
S = 318 mV/dec
(a) (b)
Figure 5.15: Measured output and transfer characteristics of NW-array p-MOSFETs
with 〈110〉 channels (Lg=800 nm) with 1000 parallel NWs. The transfer curve clearly
features the typical ambipolar behavior of Schottky-Barrier MOSFETs.
in the subthreshold regime of the p-branch. To clarify this, let us take a look on
the operational principle of SB-MOSFETs.
For conventional MOSFETs current transport is controlled by the potential bar-
rier in the channel, where for SB-MOSFETs it is the carrier injection through
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the contacts that determines current flow. In the present case an intrinsic Si
channel and a Schottky barrier height of 0.45 eV for NiSi to holes are assumed.
Details on Schottky contacts and Schottky barrier MOSFETs in particular are
described elsewhere [16].
The I-V characteristics showed increased off-state currents and a slight degrada-
tion of S in the on-state of the devices. A closer look at the silicided NW segments
revealed strong variations in the length of the silicided NW segments within the
array. This agrees well with observations made when studying the TLM struc-
tures. Figure 5.16 exemplarily shows a top view of the device structure, where
white arrows exemplarily indicate NWs with varying silicided segments.
200nm
Gate
Ni
Figure 5.16: Scanning electron micrograph of SB-MOSFET with Lg=400 nm. The
white arrows indicate NWs which are partially or fully silicided.
The observations lead to the conclusion that some NWs within the array will ex-
hibit SB-MOSFET characteristics, while others are likely to behave like a conven-
tional transistor. Therefore, the off-state behavior of the MOSFETs fabricated
is strongly degraded, due to the electron tunneling on the drain side resulting
from the Schottky contact. Additionally, in the on-state increased subthreshold
swings are expected due to the hybrid form of the device. Interestingly, the drive
current characteristics for 〈110〉 and 〈100〉 channels exhibited different behavior
than for conventional p-MOSFETs studied in chapter 3.2. For the latter 〈110〉
channels showed superior Ion, compared to 〈100〉. However, for NiSi p-MOSFETs
〈100〉 channels showed slightly higher drive currents than 〈110〉, as presented in
Fig. 5.17. This behavior can not be explained in terms of mobility.
As presented, the measured currents are higher for devices with NiSi contacts,
which is ascribed to a lowered S/D resistance. To further investigate this the S/D
resistance was determined as a function of channel orientation. The extraction
followed the method introduced by Terada [122, 137], where the total resistance
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Figure 5.17: Polar plots of the drive current, Ion, for conventional NW-array p-
MOSFETs with Al contacts and for SB-MOSFETs with NiSi S/D. Ion is given at a
gate overdrive of 1 V for devices with Lg=400 nm and 1000 NWs.
Rtotal = dVds/dId is plotted versus the channel length Lg. The total resistance is
obtained from the output characteristics (at low Vds) for various gate overdrives
Vgt. From this the intersection of the fitted lines yields RS/D and δL, where a
positive δL indicates a channel length slightly shorter than originally anticipated.
The origin of the δL is based on the change of the original channel length due
to processing related issues like lithography, etching or dopant diffusion. Fig-
ure 5.18 shows the extracted S/D resistances for 〈110〉 and 〈100〉 channels. For
comparison, conventional p-MOSFETs featured values of RS/D = 200 Ω [21]. The
results show a lowered RS/D due to the formation of NiSi along the NWs. Fur-
thermore, a drastically decreased RS/D by around 70% was observed for 〈100〉
(RS/D = 38 Ω) channels, compared to 〈110〉 (RS/D = 118 Ω).
As the silicidation depends on the crystal orientation it is assumed that 〈110〉
and 〈100〉 channels feature different NiSi/Si interfaces. This results in an ef-
fectively lower Schottky barrier heights for 〈100〉 channels and consequently a
decreased S/D resistance. However, the detailed physics is still under discus-
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Figure 5.18: Total resistance as a function of channel length for different gate over-
drives Vgt for (a) 〈110〉 and (b) 〈100〉 channels.
sion. Further investigations on the direction dependence of Ni silicides along
NW structures are necessary for a full understanding of the observed phenom-
ena.
5.6 Summary
In summary, experimental data on the silicidation of uniaxially strained and
unstrained Si NWs were presented. The results indicate volume diffusion of
the silicide along the NWs during the silicidation process. The silicidation speed
decreases with increasing NW cross section, but no difference in silicidation speed
of strained and unstrained SOI NWs was found. Furthermore, it was shown
that a transmission line structure is a useful and simple method to accurately
describe the behavior of nano-sized contacts within Si NWs. Contact resistivities
and the resistivities of doped Si NWs are presented as a function of As+ and
BF2 ion implantation dose and cross sectional area of NWs. Strained silicon
NWs show lower resistivity for all doping concentrations due to their enhanced
electron mobility compared to the unstrained case. An increase in resistivity with
decreasing cross section of the NWs was observed for all implantation doses. An
increased resistivity for small cross sectional areas is ascribed to the increase in
dopant ionization energy caused by the dielectric confinement and the occurrence
of dopant deactivation. The NiSi/Si contact resistivity for SOI and SSOI NWs
was found to be similar. Contact resistivities as low as 1.2 × 10−8 Ωcm2 for an
As+ dose of 2×1015 cm−2 were measured, which is about two orders of magnitude
lower than for planar structures.
Nickel silicide contacts were successfully implemented in NW-array p-MOSFETs.
The silicidation of NWs suffered from a strong variation of the silicide segments in
length. The fabricated devices showed ambipolar transfer characteristics, typical
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for Schottky-Barrier MOSFETs. Qualitatively this was explained by a hybrid
transistor type that includes conventional and SB-MOSFETs within one NW
array, due to the variability of the silicided segment lengths. By introducing
NiSi the S/D resistance was reduced compared to conventional NW-array p-
MOSFETs. NiSi contacts showed an orientation dependence, resulting in lower
S/D resistance for 〈100〉 NWs compared to 〈110〉. By this it was shown that NW
p-MOSFETs with 〈100〉 channels featured drive currents higher than 〈110〉.
Chapter 6
Dopant Profiling in Nanowires
6.1 Dopant Profiling of Individual Nanowires
The previous sections showed how NWs can be successfully adapted for build-
ing electronic devices. Very good electrostatic control and low access resistances
(S/D resistance, contact resistance) were achieved, by using a tri-gate struc-
ture and silicided S/D regions, respectively. Further key requirements for the
adoption of NWs as electronic devices are controlled doping and precise carrier
concentration profiling.
According to theory and electrical characterization results, dopant diffusion and
activation in NWs is expected to differ from the conventional bulk-like behav-
ior [135, 136]. As a result doping profiles become inhomogeneous and dopants
get deactivated. It is therefore inevitable to study the doping profiles of such
NWs by direct measurements. Regarding the diffusion of dopants within quasi
one-dimensional structures, like NWs, only few experimental data are avail-
able [138, 139]. While there exist various techniques for the structural analysis
of nanometric fabrics, such as focused ion beam (FIB) or transmission electron
microscopy (TEM), only few techniques have the spatial resolution and the high
detection sensitivity that is necessary for the compositional analysis of NWs. Re-
cently, dopant profiling of single NWs was demonstrated using scanning spreading
resistance microscopy (SSRM) [139, 140] and off-axis electron holography [141].
Conventional techniques for dopant profiling on the nm-scale comprise scanning
capacitance microscopy [142,143], or scanning tunneling microscopy [144]. How-
ever, some of these techniques require a dedicated sample geometry or their
analysis is destructive. A detailed overview on scanning probe techniques is
given in [145]. Recently, the radial doping profile of VLS-grown, in-situ doped
NWs was measured by Kelvin probe force microscopy (KPFM) [138]. Due to
its non-destructive character and high lateral resolution, i.e. 2 nm was achieved
by means ultra-high-vacuum KPFM reported by Spadafora et al. [146] KPFM
qualifies in particular for the investigation of nanostructures. Here, KPFM is em-
ployed for quantitative lateral dopant profiling of top-down fabricated Si NWs
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in collaboration with Christine Baumgart and Dr. Heidemarie Schmidt from
Helmholtz-Zentrum Dresden Rossendorf [147].
In recent years research focus has been put on tunnel-FETs (T-FETs). Simula-
tions forecast that a sharp doping profile between the doped source/drain regions
and the intrinsic channel, very good electrostatic control of the channel poten-
tial and high drain doping level are the key technologies to satisfy the ambition
of subthreshold swings below 60 mV/dec [148–151]. Nanowire based structures
are prospective candidates for such T-FETs due to their superior electrostatic
control of the channel potential.
6.1.1 Kelvin Probe Force Microscopy
KPFM is a promising electrical nanometrology technique, established by Non-
nenmacher et al. who combined the Kelvin method [152] with the experimental
capabilities of atomic force microscopy [153]. With KPFM electrostatic forces
are detected at a lock-in frequency which is below the resonance frequency of
the conductive tip. It is therefore a non-contact technique. During the measure-
ment a cantilever detects the deflection caused by the electrostatic interaction
between tip and sample. This deflection is converted into a potential, the Kelvin
bias. The Kelvin bias and the topography of the device under test can be ob-
tained simultaneously. Figure 6.1(a) describes the basic working principal of an
amplitude modulated KPFM.
After Nonnemacher the Kelvin bias reflects the contact potential difference (CPD)
between the conductive probe and the sample material. Recently, a new KPFM
model was introduced [147] which gives a more physical insight on the origin of
the Kelvin bias. The modified ansatz relates the Kelvin bias to the difference
between the calculated Fermi energy and the respective band edge of the doped
regions, i.e. Ec-Ef(n) and Ev-Ef(p), respectively.
In semiconductors, the electrostatic force onto the probe arises from the forma-
tion of an asymmetric electric dipole at the semiconductor surface. This dipole
has its origin in surface states which are occupied by electrons and holes for n-
and p-type semiconductors, respectively. The asymmetric dipole is formed by
mobile charges occupying the surface states and by immobile unscreened ionized
dopant atoms distributed randomly within the semiconductor. For simplicity
it is assumed that the number of mobile charges equals that of the immobile
ionized atoms. This assumption holds true only if the intrinsic carrier concen-
tration is smaller than the dopant concentration. The direction of this dipole is
opposite for n- and p-type, hence the electrostatic interaction with the probe is
either attractive or repulsive. In order to counteract the electrostatic force and
remove the electric dipole, majority carriers need to be injected into the sample
in order to screen the immobile charges. However, charge neutrality has to be
maintained within the semiconductor and therefore the surface states have to be
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Figure 6.1: Schematic illustration of a Kelvin probe force microscopy cantilever on
top of a doped semiconductor with a thin oxide layer (grey-blue atomic layer). Occupied
surface states at the interface between the oxide layer and the semiconductor (animated
in red) and the same number of unscreened ionized immobile dopant atoms (animated
in dark-blue). Left: The vertical asymmetric electric dipole causes a deflection of the
probing cantilever. Center: By applying the KPFM bias mobile majority charges are
injected into the semiconductor (animated in orange) and screen the unscreened ionized
immobile dopant atoms. Right: Finally, the vertical asymmetric electric dipole and
thus the electrostatic force onto the cantilever is removed. The cantilever moves back
to its normal position. Picture: Sander Mu¨nster, Kunstkosmos
discharged simultaneously. Without the electrostatic force acting on the probe,
the tip returns to its reference position.
Upon scanning the tip across the sample, the electrostatic forces acting on the
probe are minimized by applying an appropriate bias. This bias consists of a dc
voltage, Vdc, and an ac voltage, Vac, at a frequency fac, both of which are applied
to the sample while the probe stays grounded during the measurement.
Vapplied = Vdc + Vac · sin(2pifact) (6.1)
Note that in Eq. 6.1 Vdc is the sum of the KPFM offset bias, Voff , and the Kelvin
bias VK. For a detailed understanding, let us take a look what is physically
happening during the measurement. The experimental setup can be regarded
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similarly to a MOS structure consisting of the grounded probe (gate), the native
oxide of the Si and the (doped) semiconductor. Therefore, charges within the
oxide effectively screen the charges induced into the semiconductor. This induces
an offset, as the charges can not be removed by the external bias. Additionally,
as SiO2 is hygroscopic a thin film of water will cover the oxide. Within the water
electric dipoles are charged and discharged by the ac-voltage, which will further
increase the screening. The occurrence of such water films are a well known issue
when performing KPFM measurements. However, as long as the oxide thickness
as well as the water film are constant across the sample, the offset is constant.
Thus, Baumgart et al. correlated the measured Kelvin bias, VK, to the difference
between the Fermi-energy and the respective band edge. Therefore VK is inde-
pendent of the probe potential. This is the striking difference to Nonnenmacher’s
model, where the measured potential difference depends on the probe potential.
Equations 6.2 and 6.3 give the analytical expressions for this relationship. At first
glance it follows that VK decreases with increasing doping concentration as the
Fermi-energy approaches the respective band edge with increased doping. Note
that VK is positive for n-type and negative for p-type semiconductors, assuming
that Voff=0.
e · VK(n-type) = Ec − Ef (n) (6.2)
e · VK(p-type) = Ev − Ef (p) (6.3)
For a comparison with the measured Kelvin bias, the Fermi-energy is calcu-
lated via the charge neutrality condition 6.4,
p+N+D = n+N
−
A (6.4)
where n and p are the carrier concentrations in the conduction and valence band,
respectively. The concentrations of the ionized donors and acceptors are given
by N+D and N
−
A. The Fermi-level of an intrinsic semiconductor with N
+
D=N
−
A = 0
serves as a reference and is set to zero. From that the Fermi-energy is calculated
for a given doping concentration and the difference to the respective band edge
is determined. For a more thorough treatment of the calculation see [154].
The KPFM measurements were performed under ambient conditions by means
of an Anfatec Level-AFM. Highly doped Si cantilevers (MikroMasch NSC 15/hd,
k= 46N/m) were used for the simultaneous record of the surface topography and
the KPFM bias. The resonance frequency fres of the conductive cantilever was
320 kHz. The mean tip-sample distance under ambient conditions amounts to
approximately 30 nm. The amplitude of the non-contact oscillations was around
10 nm. For detection of the electrical KPFM data, a voltage Vapplied is connected
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to the sample, as described in Eq. 6.1. The presented KPFM measurements were
carried out at an ac-amplitude Vac =6 V with an operation frequency, fac, of
130 kHz. The amplitude of the non-contact oscillations used to probe electrical
forces is nearly three orders of magnitude smaller than the amplitude of non-
contact oscillations used to probe topography, and does not exceed 20 pm. The
effect of photo-generated carriers in the semiconducting samples is excluded by
operating the whole Level-AFM under an opaque cover.
Si NWs were fabricated on (001) silicon-on-insulator (SOI) with a top layer
thickness of 88 nm and a BOX of 145 nm. Owing to the substrate fabrication
process, the top Si layer features a low p-type background doping of 1×1015 cm−3.
Note that the top Si layer is covered by a native oxide layer (SiO2) of around
1 nm. Nanowires with widths ranging from 10 nm to 2 µm were patterned using
EBL and reactive ion etching. After transferring the structures into the substrate
a photo-resist implantation mask was defined by EBL in order to protect certain
segments of the NWs from implantation, as illustrated in the implantation scheme
in Fig. 6.2.
Figure 6.2: Top view of the NW array of unimplanted Si NWs of different width.
The implanted Si pad and the Al contact layer are illustrated schematically.
The implantation of the structures was done by ion implantation of As+ and B+
ions at an energy of 10 keV and 2.5 keV to a dose of 2× 1015 cm−2 and 1× 1015
cm−2, respectively. Implantation conditions were chosen such that a sufficiently
thick crystalline seed layer remained after the implantation in order to obtain
full recrystallization of the top Si layer after annealing. Before the activation of
dopants the implantation mask was removed wet chemically, followed by a rapid
thermal annealing for 5 sec at 1000 ◦C. Silvaco-Athena simulations of planar
SOI structures were employed to calculate dopant concentration and implanta-
tion depths for both types of dopants. The simulated acceptor concentration
after boron implantation amounts to 1×1020 cm−3 with an implantation depth of
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50 nm. After As implantation the donor concentration amounts to 5×1020 cm−3
with an implantation depth of 30 nm. Note that the 88 nm thick top Si layer
is implanted only in the near-surface region, while deeper regions remain unim-
planted. At the bottom of the Si at 88 nm simulations indicate an acceptor
concentration of 1×1016 cm−3 and a donor concentration of 1×1014 cm−3 after
B+ and As+ implantation. KPFM is sensitive to the near-surface asymmetric
electric dipole in semiconductors. Thus, from the KPFM measurements no con-
clusion can be drawn about the depth dependent dopant distribution. The depth
distribution of dopants leads to vertical electric fields which influence the carrier
transport and thus distort the probed KPFM bias. This aspect will be discussed
in detail later in this chapter.
In the final step 200 nm Al was deposited as metallization via a lift-off process.
Note that the NWs are covered by the native SiO2 of around 1 nm, which causes
an offset of the measured Kelvin bias.
6.1.2 Unimplanted Si Nanowires with Doped Contacts
According to Fig. 6.2 the investigated structure concerns unimplanted NWs while
the Si pad remains implanted with B and As, respectively. The junction between
the extrinsic and intrinsic region is located right where the NW emerges from
the pad, as illustrated in Fig. 6.2. The unique structure of those samples con-
taining horizontal doping junctions allows a more detailed examination of carrier
transport during the KPFM measurement and the influence of vertical electric
fields.
Figure 6.3: KPFM results of the B+-implanted Si pad and the unimplanted Si NW.
(a) Surface topography, (b) KPFM bias with marked investigated section line, and (c)
section line (averaged over 10 scan lines). The shaded background in (c) symbolizes
the Si pad.
Figure 6.3 shows the KPFM measurements across the B-implanted Si pad and the
unimplanted NWs. The simultaneously probed surface topography and KPFM
bias are presented in Fig. 6.3(a) and (b), respectively. The upper part of both
images shows a slight curved Si pad, which is attributed to the thermal drift of
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the microscope. Further on the Kelvin bias was measured along the blue section
line shown in Fig. 6.3(b). The results, averaged over 10 scan lines are presented
in Fig. 6.3(c). A lateral KPFM bias variation of 590 mV was probed between the
extrinsic Si pad and the intrinsic Si NW.
To understand this result the transport of majority carriers to the respective
measurement position at the pad and the NW has to be considered. When
probing the highly p-type Si pad, majority charges, i.e. holes, are injected via
the Al contact. As a result the asymmetric electric dipole in the surface region of
the Si pad is removed and the calculated energy difference EV − Ef(p) amounts
to 0 meV. Because the Si pad is highly doped with an acceptor concentration of
more than 1×1020 cm−3 the Fermi-level and the valence band edge are very close
to each other as almost all acceptors are ionized.
Similarly, when probing the undoped NW, majority charges (holes), are injected
from the Al contact and have to be transported to the measurement position in
the Si NW. In order for the holes to reach the measurement position at the NW,
the injected holes have to pass the doping junction (p-i junction). The built-in
potential barrier of the junction is lowered by applying a forward bias. For the
investigated structure with the highly p-type conducting Si pad and the very
low p-type conducting Si NW the built-in potential amounts to -560 meV. The
injected holes can then pass the doping junction and are then available to remove
the asymmetric electric dipole in the NW.
As a result, the probed lateral KPFM bias variation of 590 mV between the
B-implanted Si pad and the unimplanted Si NW reflects the bias necessary to
transport holes through the doped junction with its built-in potential of 560 mV.
The measured Kelvin bias and the calculation are in very good agreement. Note
that the additional vertical drift due to the depth dependent dopant distribution
only occurs in the implanted Si pad and is not expected in the intrinsic NW.
Next, the KPFM measurements across the As-implanted Si pad and unimplanted
Si NWs are presented in Fig. 6.4. Figure 6.4(a) and (b) show the probed surface
topography and KPFM bias, respectively. The dotted blue line in Fig. 6.4(b)
again marks the investigated section line for the Kelvin bias shown in Fig. 6.4(c).
Some processing related residua (photo resist) are observed at the edge between
Si pad and BOX in both, topography and Kelvin bias, measurements. This
contamination noticeably distorts the KPFM bias probed on top of the junction
between the Si pad and the Si NW at the lateral position of 3µm (Fig. 6.4(c)).
The total lateral KPFM bias variation probed between the doped Si pad and the
intrinsic NW amounts to approximately -1300 mV.
In order to understand the magnitude of the variation the transport of majority
carriers needs to be considered. Again, when probing the highly n-type Si pads
majority charges, i.e. electrons, are injected via the Al contact. They remove the
asymmetric electric dipole in the surface region of the Si pad and thus minimize
the electrostatic force acting onto the cantilever. The calculated energy difference
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Figure 6.4: KPFM results of the As-implanted Si pad and the unimplanted Si NW.
(a) Surface topography, (b) KPFM bias with marked investigated section line, and (c)
section line (averaged over 5 scan lines). The gray background in (c) symbolizes the Si
pad.
EC-Ef(n) amounts to 0 meV due to the high donor concentration of more than
1×1020 cm−3.
As the NW is probed majority charges are injected towards the measurement
position. Note that in this case, holes are the majority carriers, because of
the lightly p-doped NW. The injected holes will neutralize the immobile ionized
atoms in the NW. Therefore, the state of inversion has to be achieved within the
Si pad. This is accomplished by applying a bias to the Si pad. Holes are injected
via the Al contact, pass the Si pad and reach the measurement position in the Si
NW. Note that the pn-junction between the n+-type Si pad and the lowly doped
p-type NW does not work in forward direction now. To enable hole transport
through the n+-type pad the latter needs to be inverted by applying a KPFM of
-560 meV. For additional accumulation of holes within the NW, a bias relating
to the energy difference EV-Ef(p)=-560 meV is required. Therefore, in total a
lateral KPFM bias variation of -1120 meV is expected between the highly doped
pad and the NW. Experimentally the probed KPFM bias variation of 1300 mV
between the pad and the NW reflects the bias necessary. It is observed that the
probed lateral KPFM bias variation is around 180 mV larger than the expected
energy difference obtained from the inversion process. This deviation can be
explained by examining the KPFM bias across the width of the NW. Hence, the
KPFM data across the width of the NW is discussed next.
The KPFM scans across the width of the NWs is presented in Fig. 6.5 for both
types of implantations. The investigated section lines, shown as blue dotted lines
in Fig. 6.5(b) and (e), have a distance of approximately 4.5µm away from the Si
pad. As a reference the KPFM bias value of the particular Si pad is symbolized
by the green line in Fig. 6.5(c) and (f).
From the presented KPFM data of the unimplanted Si NWs it is noticeable that
an increased KPFM bias is probed at the NW edges compared to the NW center.
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Figure 6.5: KPFM data probed across unimplanted NWs. (a,b,c) B-implanted Si pad
and (d, e, f) As-implanted Si pad. Respective surface topography (a,d), KPFM bias
(b,e) with marked section line, and Section lines (c,f) of the probed KPFM bias along
the NW cross-section (averaged over 5 scan lines).
For narrow NWs, a decreased variation of the lateral KPFM bias is observed.
Phenomena, such as donor de-activation [135] or the radius-dependent dopant
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distribution [138] occur on NWs with radii smaller than 20 nm and are therefore
not expected. Note, that the lateral resolution of ambient KPFM is limited to
around 20 nm, disabling the detection of nm-scale phenomena. The large screen-
ing length (Debye Length) of carriers, particularly at low doping concentrations,
smears out the doping profile and by this limits the lateral resolution of KPFM.
To understand the observed KPFM bias variation the low acceptor concentration
needs to be considered. When probing the NW edge, the horizontal asymmetric
dipole needs to be compensated electrically which leads to an increased KPFM
bias. For decreasing dopant concentrations the extension of the asymmetric
electric dipole increases. Therefore, in unimplanted NWs the horizontal asym-
metric electric dipole at the vertical NW walls is exceptionally expanded and
contributes to the measured bias. These horizontal dipoles of the sidewalls can
extend on the order of several hundred nm. Therefore, more carriers have to
be injected in order to remove both, the horizontal and the vertical asymmetric
electric dipoles [155]. Consequently, an increased KPFM bias is measured at the
NW edges relative to the NW center. Note, that for decreasing NW width the
asymmetric electric dipoles at the opposite vertical NW walls start to overlap.
In this case, also the KPFM bias probed in the NW center is distorted and con-
verges to the KPFM bias value of the NW edges. This phenomenon is visible in
Fig. 6.5(c) and (f), where the cross-sections through a thick and a thin NW are
investigated, respectively.
Now coming back to the increased KPFM bias of 1300 mV, which was around
180 mV increased from the expected value. When investigating averaged section
lines along the NW, the averaged value includes the NW center as well as the
NW edges. This leads to an increased KPFM bias value across the Si NW and
thus to an increased lateral KPFM bias variation between implanted Si pad and
unimplanted Si NW. As seen in Fig. 6.4(c) and (f) the peak-to-peak value form
the NW edge to the center can be up to 400 mV. For the As-doped Si pad and
undoped NW, shown in Fig. 6.4(c), this averaging-induced deviation amounts to
180 mV.
6.2 Summary
In summary, Kelvin probe force microscopy was successfully applied to investi-
gate unimplanted top-down fabricated Si NWs on SOI substrates. The inves-
tigations focused on the effect of how the transport of majority carriers to the
measurement position determines the probed KPFM bias. This knowledge is
essential for the quantitative interpretation of the measured KPFM bias. The
example of implanted Si pads and unimplanted NWs demonstrated, how to cor-
relate the probed KPFM bias with the transport of majority carriers from the
Al contact via the Si pad and into the Si NW. By this it was possible to verify
the built-in potential via the probed KPFM bias for equal-type doped junctions,
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and with the inversion-energy for different-type doped junctions. Additionally,
the structural influence on the probed KPFM bias for example due to expanded
vertical asymmetric electric dipoles has been discussed. However, the lateral ex-
tensions of the doping profiles could not be quantified on the nanoscale. This
is attributed to the large Debye length of majority carriers, particularly at low
doping concentrations.
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Chapter 7
Conclusion and Outlook
During the course of this thesis the application of NWs as an alternative to
conventional planar MOSFETs was investigated. For this the following imminent
physical and material challenges are examined:
• The fabrication and characterization of Ω-gated MOSFETs employing top-
down fabricated Si nanowire arrays for improved electrostatic control and
increased drive-currents;
• The adaption of strained Si as a high mobility channel material for these
nanowire-array MOSFETs;
• The implementation of Ni silicide source/drain contacts for reduced contact
resistance and improved carrier injection and
• Transport of charges in single Si nanowires during Kelvin Probe Force
Microscopy
Although nanowires are exciting building blocks for electronic devices due to
their quasi one-dimensional structure their fabrication involves some issues that
have to be overcome. The total current a single nanowire can carry is on the
order of a few µA. In order to increase the drive-current, arrays with up to
1500 identical parallel nanowires with cross sections of 20×20 nm2 were fabri-
cated. Complementary MOSFETs exhibited Ω-shaped gates and gate lengths
between 400 nm and 2µm. A thermal SiO2 of 3.5 nm served as the gate dielec-
tric. The devices show excellent electrostatic behavior with close to ideal inverse
subthreshold swings of 60 mV/dec and 61 mV/dec for n- and p-MOSFETs, re-
spectively. High Ion/Ioff ratios greater than 10
11 were obtained for both types
of devices, which is evidence for the superior electrostatic behavior of the multi-
gate structure. The robustness of the fabrication process was investigated by
studying the variability of inverse subthreshold swings and threshold voltages.
Very low variations of S demonstrated the excellent electrostatics of the device
architecture. Whereas Vth underlies broader variations. It was anticipated that
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NW-MOSFETs show a rather broad distribution of Vth due to the distinct dif-
fusion of dopants along single NWs within the array after the thermal dopant
activation. Furthermore, variability of the NWs themselves likely contributed
to the Vth distribution. Electron and hole mobilities were experimentally deter-
mined via split C-V measurements. The obtained mobilities are discussed with
respect to different crystal surfaces contributing to the current flow.
NW-array p-MOSFETs along 〈110〉 showed ×1.4 larger on-currents and ×1.3
higher transconductances compared to devices along the 〈100〉 direction. This
improvement was ascribed to the mobility anisotropy of carriers resulting in a
40% higher hole mobility measured for p-MOSFETs along 〈110〉 compared to
〈100〉 devices. The mobility gain for p-MOSFETs along 〈110〉 increases with
inversion carrier density Ninv. N-MOSFETs along 〈100〉 showed ×1.3 improved
on-currents and 45% increased electron mobility compared to 〈110〉. These en-
hancements are ascribed to the anisotropy of electron mobility and to repopula-
tion of conduction ∆2 and ∆4 sub-bands along the Si NW. The mobility gain
for n-MOSFETs along 〈100〉 saturates with increasing inversion carrier density
Ninv as a further increase of the gate voltage does not change the occupancy of
the ∆2 sub-bands. No degradation in off-currents was observed when changing
channel orientations.
The electron properties of uniaxial tensile strained and unstrained Si NW-array
MOSFETs were compared for 〈100〉 and 〈110〉 channel orientations. For this
Si NW-array MOSFETs were fabricated on (001) biaxially tensile strained SOI
(SSOI) with a strain of biax = 0.8%, corresponding to a stress of 1.3 GPa, as mea-
sured by He+-ion channelling angular scans and Raman spectroscopy. Lateral
strain relaxation through patterning was employed to transform biaxial tensile
strain into uniaxial tensile strain along 〈110〉 and 〈100〉 NWs. Uniaxial tensile
strained n-MOSFETs showed a decreased value of threshold voltage ∆Vth,uniaxial
= 0.112 V, which is only 50% of the Vth shift caused by biaxial strain. This agrees
well with theoretical predictions. Strained n-MOSFETs along 〈100〉 exhibit an
increased mobility, which is approximately +25% compared to their 〈110〉 coun-
terparts. The comparison of strained and unstrained n-MOSFETs along 〈110〉
and 〈100〉 clearly demonstrated improved electron mobilities for strained chan-
nels of both channel orientations. It was therefore concluded that strain induced
sub-band splitting of the conduction band is an effective way to obtain higher
electron mobilities for both channel directions. The sub-band splitting leads
to a reduction in averaged conductivity mass by repopulation and the suppres-
sion of intervalley scattering. The obtained mobility characteristics indicate that
the strain within the NW was retained throughout the entire device processing
steps. Furthermore, off-currents of the NW array MOSFETs were found to be
independent on the channel orientation and the strain within the channel. All
devices investigated featured ideal subthreshold swings of 60 mV/dec and very
low off-currents on the order of 10−14 A with 1000 parallel NWs.
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Low temperature I-V characterization of strained and unstrained NW array n-
MOSFETs, at temperatures ranging from 4 K to 280 K, was performed. The
inverse subthreshold swing, S(T), follows the theoretical predicted linear behavior
perfectly. An increase of threshold voltage, Vth(T), with decreasing temperature
by -0.6 mV/K and -0.85 mV/K was observed for strained and unstrained devices,
respectively. No degradation in off-currents was observed when changing channel
orientations.
When scaling MOSFETs to a quasi one-dimensional (Q1D) nanowire structure
the size of the contact area between S/D and the channel is further reduced. As
a results the contact resistance then dominates total S/D resistance, particularly
for short-channel MOSFETs. Hence, investigations on the contact resistivity of
the S/D regions to Si NWs and, especially, to advanced channel materials like
strained Si, are of particular interest. Experimental data on the silicidation of
uniaxially strained and unstrained Si NWs were presented. The results indicate
volume diffusion of the silicide along the NWs during the silicidation process.
The silicidation speed decreases with increasing NW cross section, but no dif-
ference in silicidation speed of strained and unstrained SOI NWs was found.
Furthermore, it was shown that a transmission line structure is a useful and sim-
ple method to accurately describe the behavior of nano-sized contacts within Si
NWs. Contact resistivities and the resistivities of doped Si NWs are presented
as a function of As+ and BF2 ion implantation dose and cross sectional area of
NWs. Strained silicon NWs show lower resistivity for all doping concentrations
due to their enhanced electron mobility compared to the unstrained case. An
increase in resistivity with decreasing cross section of the NWs was observed for
all implantation doses of As+ and BF2. Diminishing NW cross sectional areas
showed an increased resistivity, which was ascribed to the increase in dopant ion-
ization energy caused by the dielectric confinement and the occurrence of dopant
deactivation. The NiSi/Si contact resistivity for SOI and SSOI NWs was found
to be similar. Contact resistivities as low as ρc=1.2×10−8 Ωcm2 were achieved for
an ion dose of 2× 1015cm−2 for As+ and BF2, respectively. Compared to planar
structures this is about two orders of magnitude lower. The reduced contact re-
sistivities are ascribed to Silicidation Induced Dopant Segregation (SIDS), which
efficiently lowers the effective Schottky barrier height. Due to the difference in
solubility of As+ and BF2 in NiSi and Si dopants are accumulated at the NiSi/Si
interface making the Schottky barrier more transparent. For planar contacts the
silicide layer is very thin, consuming only a few nanometers of the highly doped
Si. In NWs, however, a higher doping concentration is segregated at the NiSi/Si
interface, as the silicidation proceeds along the highly doped nanowire.
Nickel silicide contacts were successfully implemented in NW-array p-MOSFETs.
The silicidation of NWs suffered from a strong variation of the silicide segments in
length. The fabricated devices showed ambipolar transfer characteristics, typical
for Schottky-Barrier (SB) MOSFETs. This was explained by a hybrid transistor
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type that includes conventional and SB-MOSFETs within one NW array, due to
the variability of the silicided segment lengths. By introducing NiSi as a contact
material, the S/D resistance was drastically reduced by around 70% compared
to conventional NW-array p-MOSFETs with Al contacts. Furthermore, NiSi
contacts showed an orientation dependence, resulting in lower S/D resistance
for 〈100〉 NWs compared to 〈110〉. As the silicidation depends on the crystal
orientation it is assumed that 〈110〉 and 〈100〉 channels feature different NiSi/Si
interfaces, resulting in an effectively lower Schottky barrier height along 〈100〉.
Consequently, a decreased S/D resistance can be expected. Further investigations
on the direction dependence of Ni silicides along NW structures are necessary
for a full understanding of the observed phenomena.
Kelvin probe force microscopy has been successfully applied to investigate
unimplanted top-down fabricated Si NWs on SOI substrates. The investigations
focused on the effect of how the transport of majority carriers to the measure-
ment position determines the probed KPFM bias. This knowledge is essential
for the quantitative interpretation of the measured KPFM bias. The example
of implanted Si pads and unimplanted NWs demonstrated, how to correlate the
probed KPFM bias with the transport of majority carriers from the Al contact
via the Si pad and into the Si NW. It was possible to verify the built-in po-
tential via the probed KPFM bias for equal-type doped junctions, and with the
inversion-energy for different-type doped junctions. Additionally, the structural
influence on the probed KPFM bias for example due to expanded vertical asym-
metric electric dipoles has been discussed. However, the lateral extensions of the
doping profiles could not be quantified on the nanoscale. Further optimization
is necessary to improve the electrical resolution of the setup.
This thesis outlined the most imminent challenges and opportunities involved
for nanowire based transistors. For the future, further investigations particularly
on the material side will likely result in additional advancements. This includes
the integration of high-κ dielectrics and metal gates for low standby-power oper-
ations. Furthermore investigations on heterostructure nanowires such as III-V,
or SiGe-Si core shell structures will result in improved carrier mobilities. The
controlled silicidation of NWs still remains a serious challenge concerning device
variability. Additionally, the direction dependence of Ni silicides along NW-
MOSFETs requires scientific attention for a full understanding of the observed
phenomena. Finally, the behavior of dopants within NWs are still under investi-
gation. Particular, non-destructive methods for quantitative dopant profiling in
NWs need to be developed.
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